### <span id="page-0-0"></span>**General Description**

The MAX77642/MAX77643 provide power supply solutions for low-power applications where size and efficiency are critical. The IC features a SIMO buck-boost regulator that provides three independently programmable power rails from a single inductor to minimize total solution size. A 150mA LDO provides ripple rejection for audio and other noise-sensitive applications. The LDO can also be configured as load switches to manage power consumption by disconnecting external blocks when not required.

The MAX77642's SIMO and LDO output voltages are individually programmable through resistors. A peak current limit input is used to set both the inductor's peak current limits of the device with a single resistor. Individual enable pins combined with the flexible resistor programmability allows the device to be tailored for many applications.

This MAX77643's SIMO and LDO output voltages are individually programmable through I2C and in addition, includes two GPIOs with alternate modes for scalability. A bidirectional I2C serial interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality while they are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

## <span id="page-0-1"></span>**Applications**

- Next Generation Hearables
- **Fitness, Health, and Activity Monitors**
- Safety and Security Monitors
- **Portable Consumer Devices**

### **Benefits and Features**

- Highly Integrated
	- 3x Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
		- Supports Wide Output Voltage Range from 0.5V to 5.5V for all SIMO Channels
	- $\cdot$  1x 150 mA LDO
	- 100mA in LSW mode
	- 2x GPIOs (MAX77643)
	- Watchdog Timer (MAX77643)
- Ultra Low-Power SIMO
	- 5μA Operating Current (3x SIMO Channels + 1x LDOs)
	- 1μA Operating Current per SIMO Channel
	- 0.3μA Shutdown Current
	- 93% Peak Efficiency in Boost-Only Mode
	- 91% Peak Efficiency in Buck-Only Mode
	- Less Than 20mVpp Output Ripple at  $V_{OUT} = 1.8V$
	- Automatic Low-Power Mode to Normal-Power Mode Transition
- Flexible and Configurable
	- Ultra-Configurable Resistor Programmable Output Voltages (MAX77642)
	- I 2C-Programmable Output Voltages (MAX77643)
- Small Size
	- 4.24mm2 Wafer-Level Package (WLP)
	- 25-Bump, 0.4mm Pitch, 5 x 5 Array

*[Ordering Information](#page-89-0) appears at end of data sheet.* 



## **Simplified Block Diagram**

<span id="page-1-0"></span>





## TABLE OF CONTENTS



# TABLE OF CONTENTS (CONTINUED)



## TABLE OF CONTENTS (CONTINUED)



## LIST OF FIGURES



## LIST OF TABLES



### <span id="page-8-0"></span>**Absolute Maximum Ratings**



**Note 1:** Do not repeatedly hot-plug a source to the IN terminal at a rate greater than 10Hz. Hot plugging low impedance sources results in an ~8A momentary (~2μs) current spike.

**Note 2:** Do not externally bias LXA or LXB. LXA has internal clamping diodes to PGND and IN. LXB has an internal low-side clamping diode to PGND and an internal high-side clamping diode that dynamically connects to a selected SIMO output. It is normal for these diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to  $V_{\text{SBB0}} + 0.3V$ .

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the*  device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for *extended periods may affect device reliability.* 

## <span id="page-8-1"></span>**Package Information**

### <span id="page-8-2"></span>**WLP**



For the latest package outline information and land patterns (footprints), go to *[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)*.

## <span id="page-9-0"></span>**Electrical Characteristics**

(V<sub>IN\_SBB</sub> = V<sub>IN\_LDO</sub> = V<sub>SYSA</sub> = 3.7V, V<sub>IO</sub> = 1.8V, limits are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range (T<sub>A</sub> = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



## <span id="page-9-1"></span>**Electrical Characteristics—Global Resources**

(V<sub>IN</sub> SBB = V<sub>IN LDO</sub> = V<sub>SYSA</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range  $(T_A = -40^{\circ}$ C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



## **Electrical Characteristics—Global Resources (continued)**

(V<sub>IN\_SBB</sub> = V<sub>IN\_LDO</sub> = V<sub>SYSA</sub> = 3.7V, limits are 100% production tested at  $T_A$  = +25°C, limits over the operating temperature range (T<sub>A</sub>  $\equiv$  -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



## **Electrical Characteristics—Global Resources (continued)**

(V<sub>IN\_SBB</sub> = V<sub>IN\_LDO</sub> = V<sub>SYSA</sub> = 3.7V, limits are 100% production tested at  $T_A$  = +25°C, limits over the operating temperature range (T<sub>A</sub>  $\equiv$  -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



**Note 3:** Programmed at Maxim's factory.

### <span id="page-12-0"></span>**Electrical Characteristics—SIMO Buck-Boost**

(V<sub>IN\_SBB</sub> = V<sub>IN\_LDO</sub> = V<sub>SYSA</sub> = 3.7V, C<sub>SBBx</sub> = 10μF, L = 1.5μH, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



## **Electrical Characteristics—SIMO Buck-Boost (continued)**

(V<sub>IN\_SBB</sub> = V<sub>IN\_LDO</sub> = V<sub>SYSA</sub> = 3.7V, C<sub>SBBx</sub> = 10μF, L = 1.5μH, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



**Note 4:** Typical values align with bench observations using the stated conditions with an inductor. Minimum and maximum values are tested in production with DC currents without an inductor. See the *Typical Operating Characteristics* SIMO switching waveforms to gain more insight on this specification.

## <span id="page-13-0"></span>**Electrical Characteristics—Low Dropout Linear Regulator (LDO)/Load Switch (LSW)**

(V<sub>IN</sub> SBB = V<sub>IN LDO</sub> = V<sub>SYSA</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range  $(T_A = -40^{\circ}C$  to  $\overline{+125^{\circ}C}$ ) are guaranteed by design and characterization, unless otherwise noted.)



## **Electrical Characteristics—Low Dropout Linear Regulator (LDO)/Load Switch (LSW) (continued)**

(V<sub>IN</sub> SBB = V<sub>IN LDO</sub> = V<sub>SYSA</sub> = 3.7V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range  $(T_A = -40^\circ \text{C})$  to  $+125^\circ \text{C}$ ) are guaranteed by design and characterization, unless otherwise noted.)



# <span id="page-14-0"></span>**Electrical Characteristics—I2C Serial Communication**

(V<sub>IN</sub> = 3.7V, V<sub>IO</sub> = 1.8V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



# **Electrical Characteristics—I2C Serial Communication (continued)**

(V<sub>IN</sub> = 3.7V, V<sub>IO</sub> = 1.8V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



# **Electrical Characteristics—I2C Serial Communication (continued)**

(V<sub>IN</sub> = 3.7V, V<sub>IO</sub> = 1.8V, limits are 100% production tested at T<sub>A</sub> = +25°C, limits over the operating temperature range (T<sub>A</sub> = -40°C to +125°C) are guaranteed by design and characterization, unless otherwise noted.)



**Note 5:** Design guidance only. Not production tested.

## <span id="page-17-0"></span>**Typical Operating Characteristics**



















## **Typical Operating Characteristics (continued)**

(Typical Applications Circuit. V<sub>SYSA</sub> = 3.7V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted. Inductor = DFE201612E-1R5M, 1.5µH, 72mΩ)









0.0001

 $0.001$ 

 $0.01$ 

 $I_{OUT}(A)$ 

 $0.1$ 

### (VSBBx = 5.0V, PER PEAK CURRENT LIMIT) 110 V<sub>IN\_SBB</sub> = 3.7V<br>\_ = 1.5µH (2016 Case Size)<br>SIMO DRIVE STRENGTH = FASTEST 105 100 SIMO OPERATING MODE = AUTO 95 EFFICIENCY (%) 90 85 80 75  $IP\_SBBx = 0.75A$ 70  $BBx = 0.5A$ 65 SRRx =  $104$  $IP$ SBBx = 0.33A 60 0.0001 0.001  $0.01$  $0.1$  $I_{\text{OUT}}(A)$ SBB EFFICIENCY vs. OUTPUT CURRENT<br>(VSBBx = 1.2V, PER PEAK CURRENT LIMIT) 100 /<sub>IN\_SBB</sub> = 3.7V<br>SIMO DRIVE STRENGTH = FASTEST 95 SIMO OPERATING MODE = AUTO 90 85 EFFICIENCY (%) 80 75 70 **P SBB** : 0.75.  $058$ 65  $P$  SBB = 0.33A 60 0.0001  $0.001$  $0.01$  $0.1$  $I_{\text{OUT}}(A)$ SBB EFFICIENCY vs. OUTPUT CURRENT (VSBBx = 5.0V, PER INPUT VOLTAGE) 100 IP\_SBB = 0b10 (0.5A)<br>SIMO DRIVE STRENGTH = FASTEST 95 SIMO OPERATING MODE = AUTO 90 EFFICIENCY (%) 85

SBB EFFICIENCY vs. OUTPUT CURRENT



## **Typical Operating Characteristics (continued)**



## **Typical Operating Characteristics (continued)**



















## **Typical Operating Characteristics (continued)**



## <span id="page-22-0"></span>**Pin Configurations**

### **MAX77642**

<span id="page-22-1"></span>

### **MAX77643**

<span id="page-23-0"></span>

## <span id="page-23-1"></span>**Pin Description**



## **Pin Description (continued)**



# **Pin Description (continued)**



## <span id="page-26-0"></span>**Detailed Description**

The MAX77642/MAX77643 provide highly-integrated power management solutions for low-power applications.

Four regulators are integrated within this device (see [Table 1](#page-26-3)). A single-inductor, multiple output (SIMO) buck-boost regulator efficiently provides three independently programmable power rails. A 150mA low-dropout linear regulator (LDO) provides ripple rejection for audio and other noise sensitive applications.

The MAX77643 includes other features such as two GPIOs with alternate modes for various system requirements. A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides regulator sequencing and supervisory functionality for the device.

### <span id="page-26-3"></span>**Table 1. Regulator Summary**



*\*Shared capacity with other SBBx channels. See the [SIMO Available Output Current](#page-54-1) section for more information.* 

### <span id="page-26-1"></span>**Part Number Decoding**

The MAX77643 has different one-time programmable (OTP) options and variants to support a variety of applications. The OTP options set default settings such as output voltage. Variants are versions of the MAX77643 with different features. See [Figure 1](#page-26-2) for how to identify these. [Table 2](#page-26-4) and [Table 3](#page-27-0) list all available OTP options and variants. Refer to *[Maxim](https://www.maximintegrated.com/en/design/packaging/package-information/maxim-naming-conventions.html)  [Products Naming Convention](https://www.maximintegrated.com/en/design/packaging/package-information/maxim-naming-conventions.html)* for more details.

<span id="page-26-2"></span>

*Figure 1. Part Number Decode* 

## <span id="page-26-4"></span>**Table 2. Variants Table**



## **Table 2. Variants Table (continued)**



### <span id="page-27-0"></span>**Table 3. OTP Options Table**



### **OTP LETTER AND SETTINGS**  EN\_SBB1[2:0] SBB1 Enable Control | On | Off | Off | Off | On | FPS Slot 0 TV\_SBB2[7:0] SBB2 V<sub>OUT</sub> 1.200V 1.500V 1.500V 1.500V 1.500V 1.075V 0.800V IP\_SBB2[1:0] SBB2 Inductor SBBZ Inductor<br>Current Peak Limit | 0.333A | 0.333A | 0.333A | 0.333A | 0.500A | 0.333A OP\_MODE[1:0] (SBB2) SBB2 Operating Mode Buck-Buck- Buck Buck Buck Buck-<br>Boost Buck Buck Buck Boost Buck-<br>Boost Automatic ADE\_SBB2 | Active-Discharge Active-Discriarge | Enabled EN\_SBB2[2:0] SBB2 Enable Control | FPS Slot 2 | Off | Off | Off | Off | FPS Slot 2 LDO TV\_OFS\_LDO LDO V<sub>OUT</sub> Offset | No Offset TV\_LDO[6:0] LDO VOUT 2.800V 1.800V 1.800V 1.800V 2.825V 1.800V LDO\_MD | LDO or LSW Mode | LDO ADE\_LDO | Active-Discharge<br>Resistor Enable Resistor Enabled | Enabled EN\_LDO[2:0] LDO Enable Control FPS Slot 1 On 0 On 0 Off FPS Slot 1

## **Table 3. OTP Options Table (continued)**

## <span id="page-29-0"></span>**Detailed Description—Global Resources**

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

### <span id="page-29-1"></span>**Features and Benefits**

- Voltage Monitors
	- IN power-on-reset (POR) comparator generates a reset signal upon power-up
	- IN undervoltage ensures repeatable behavior when power is applied to and removed from the device
	- IN overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments
- Thermal Monitors
	- +145°C junction temperature shutdown
- Manual Reset
- 4s or 8s period
- Wake-Up Events
	- nEN input assertion
- Interrupt Handler
	- Interrupt output (nIRQ)
	- All interrupts are maskable
- Push-Button/Slide-Switch/Logic Mode On-Key (nEN)
	- Configurable push-button/slide-switch functionality
	- 500μs or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
	- Startup/shutdown sequencing
	- Programmable sequencing delay
- GPIO, nRST Digital I/Os

### <span id="page-29-2"></span>**Voltage Monitors**

The device monitors the system voltage ( $V<sub>SYSA</sub>$ ) to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

### <span id="page-29-3"></span>**SYSA POR Comparator**

The SYSA POR comparator monitors V<sub>SYSA</sub> and generates a power-on reset (POR) signal. When V<sub>SYSA</sub> is below  $V_{POR}$ , the device is held in reset (SYSARST = 1). When  $V_{\text{SYSA}}$  rises above  $V_{POR}$ , internal signals and on-chip memory stabilize and the device is released from reset (SYSRST = 0).

### <span id="page-29-4"></span>**SYSA Undervoltage-Lockout Comparator**

The SYSA undervoltage-lockout (UVLO) comparator monitors  $V<sub>SYSA</sub>$  and generates a SYSAUVLO signal when the V<sub>SYSA</sub> falls below UVLO threshold. The SYSAUVLO signal is provided to the top-level digital controller. See [Figure 6](#page-36-1), [Table 5,](#page-37-1) [Figure 7,](#page-38-1) and [Table 6](#page-39-2) for additional information regarding the UVLO comparator.

### <span id="page-29-5"></span>**SYSA Overvoltage-Lockout Comparator**

The device is rated for 5.5V maximum operating voltage ( $V<sub>SYSA</sub>$ ) with an absolute maximum input voltage of 6.0V. An overvoltage-lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than V<sub>SYSAOVLO</sub>. See [Figure 6](#page-36-1), [Table 5](#page-37-1), [Figure 7,](#page-38-1) and [Table 6](#page-39-2) for additional information regarding the OVLO comparator.

### <span id="page-30-0"></span>**Thermal Monitors**

The MAX77643 has three global on-chip thermal sensors:

- Junction Temperature Alarm  $1 \rightarrow 80^{\circ}$ C
- Junction Temperature Alarm  $2 \rightarrow 100^{\circ}$ C
- Junction Temperature Shutdown  $\rightarrow$  145°C

The junction temperature alarms have maskable rising interrupts as well as status bits (see the Register Map section for more information). Unmasking these thermal alarms is recommended for all systems. If the first alarm is triggered, the system software should attempt to lower system power dissipation. If the second alarm is triggered, then attempts to lower the power dissipation were unsuccessful and the system software should turn the device off. Finally, if the junction temperature rises to junction temperature shutdown, then the MAX77643 sets the ERCFLAG.TOVLD bit and automatically turns itself off.

After a junction temperature shutdown event, the system can be enabled again. The system software can read the ERCFLAG register during initialization to see ERCFLAG.TOVLD = 1 and log that an extreme thermal event has occurred.

### <span id="page-30-1"></span>**Chip Identification**

The MAX77643 offers different one-time-programmable (OTP) options to, for example, set the default output voltages. These options are identified by the chip identification number, which can be read in the CID register.

### <span id="page-30-2"></span>**nEN Enable Input (MAX77643)**

The nEN is an active-low internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with CNFG GLBLx.DBEN\_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the regulators. Maskable rising/falling interrupts are available for nEN (INT\_GLBLx.nEN\_R and INT\_GLBLx.nEN\_F) for alternate functionality.

The nEN input can be configured to work either with a push-button (CNFG GLBL0.nEN MODE = 0b00), a slide-switch (CNFG\_GLBL0.nEN\_MODE = 0b01), or Logic Mode (CNFG\_GLBL0.nEN\_MODE = 0b10). See [Figure 3](#page-31-2) for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

### <span id="page-30-3"></span>**EN Enable Input (MAX77642)**

The MAX77642 features three enable pins to individually control the on/off state of the SIMO outputs. Drive each enable pin high to turn its respective SIMO output on. Each enable pin has a 50nA pulldown current to ground (as shown in [Figure 2\)](#page-30-4). The pins can be tied high for always on-applications. Do not leave the EN pins unconnected.

<span id="page-30-4"></span>

*Figure 2. EN Pulldown* 

### <span id="page-31-0"></span>**nEN Manual Reset (MAX77643)**

The nEN works as a manual reset input when the on/off controller is in the "Resource-On" state. The manual reset function is useful for forcing a power-down in case communication with the processor fails. When nEN is configured for push-button mode and the input is asserted (nEN = LOW) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to shutdown mode. When nEN is configured for slide-switch mode and the input is deasserted (nEN = HIGH) for an extended period ( $t_{MRT}$ ), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured as a logic mode, the on/off controller initiates a power-up sequence and goes into Resource ON mode when the input is asserted (nEN = LOW). When the input is deasserted (nEN = LOW), the on/off controller initiates a power-down sequence and goes into shutdown mode.

### <span id="page-31-1"></span>**nEN Triple-Functionality: Push-Button vs. Slide-Switch vs. Logic (MAX77643)**

The nEN digital input can be configured to work with a push-button, a slide-switch, or a logic input. [Figure 3](#page-31-2) shows nEN's triple functionality for power-on sequencing and manual reset. The default configuration of the device is push-button mode (CNFG GLBL0.nEN MODE = 0b00) and no additional programming is necessary. Applications that use a slideswitch on-key and logic configuration must set CNFG GLBL0.nEN MODE = 0b01 and CNFG GLBL0.nEN MODE = 0b10 respectively within t<sub>MRST</sub>.

<span id="page-31-2"></span>

*Figure 3. nEN Usage Timing Diagram* 

### <span id="page-32-0"></span>**nEN Internal Pullup Resistors to VSYSA**

The nEN logic thresholds are referenced to  $V<sub>SYSA</sub>$ . There are internal pullup resistors between nEN and  $V<sub>SYSA</sub>$  $(R_{nEN\PU})$ , which can be configured with the CNFG\_GLBL0.PU\_DIS bit. See [Figure 4](#page-32-3). While PU\_DIS = 0, the pullup value is approximately 200kΩ. While PU DIS = 1, the pullup value is 10MΩ.

Applications using a slide-switch on-key or push-pull digital output connected to nEN can reduce quiescent current consumption by changing pullup strength to 10MΩ. Applications using normally-open, momentary, and push-button onkeys (as shown in [Figure 4\)](#page-32-3) do not create this leakage path and should use the stronger 200kΩ pullup option.

<span id="page-32-3"></span>

*Figure 4. nEN Pullup Resistor Configuration* 

### <span id="page-32-1"></span>**Interrupts (nIRQ) (MAX77643)**

The nIRQ (MAX77643) is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in device status. See the *Register Map* section for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to V<sub>SYSA</sub> is required for this node. The nIRQ is the logical *NOR* of all unmasked interrupt bits in the register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow the nIRQ to assert.

### <span id="page-32-2"></span>**Reset Output (nRST) (MAX77643)**

The nRST (MAX77643) is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled (tRSTODD). During a power-down sequence, the nRST output asserts before any regulator is powered down (t<sub>RSTOAD</sub>). See **[Figure 11](#page-43-2)** for nRST timing.

A pullup resistor to a voltage less than or equal to VSYSA is required for this node.

### <span id="page-33-0"></span>**General-Purpose Input Output (GPIO) (MAX77643)**

The MAX77643 provides two general-purpose input/output (GPIO) pins increase system flexibility. See [Figure 5](#page-34-1) for more details.

Clear CNFG\_GPIOx.DIR = 0b0 to configure GPIO as a general-purpose output (GPO). The GPO can either be in pushpull mode (CNFG\_GPIOx.DRV = 1) or open-drain mode (CNFG\_GPIOx.DRV = 0).

- The push-pull output mode is ideal for applications that need fast (~2ns) edges and low power consumption.
- The open-drain mode requires an external pullup resistor (typically 10kΩ to 100kΩ). Connect the external pullup resistor to a bias voltage that is less than or equal to  $V_{10}$ .
	- The open-drain mode can be used to communicate to different logic domains. For example, to send a signal from the GPO on a 1.8V logic domain (V<sub>IO</sub> = 1.8V) to a device on a 1.2V logic domain, connect the external pullup resistor to 1.2V.
	- The open-drain mode can be used to connect several open-drain (or open-collector) devices together on the same bus to create wired logic (wired AND logic is positive-true; wired OR logic is negative-true).
- The general-purpose input (GPI) functions are still available while the pin is configured as a GPO. In other words, the CNFG\_GPIOx.DI (input status) bit still functions and does not collide with the state of the CNFG\_GPIOx.DIR bit.

Set CNFG\_GPIOx.DIR to have the GPIO function as a GPI. The GPI features a 30ms debounce timer (t<sub>DBNC GPI</sub>) that can be enabled or disabled with DBEN\_GPI.

- Enable the debounce timer (CNFG\_GPIOx.DBEN\_GPI = 1) if the GPI is connected to a device that can bounce or chatter, like a mechanical switch.
- If the GPI is connected to a circuit with clean logic transitions and no risk of bounce, disable the debounce timer (CNFG\_GPIOx.DBEN\_GPI = 0) to eliminate logic delays. With no debounce timer, the GPI input logic propagates to nIRQ in 10ns.

A dedicated internal oscillator is used to create the 30ms ( $t_{DBNC_GPP}$ ) debounce timer. To obtain low V<sub>IO</sub> supply current, ensure the GPIO voltage is either logic high or logic low. If the GPIO pin is unconnected (either as a GPI or an open-drain GPO) and V<sub>IO</sub> is powered, the GPIO voltage trends towards the logic level gray area (0.3 x V<sub>IO</sub> < V<sub>GPIO</sub> < 0.7 x V<sub>IO</sub>). If V<sub>GPIO</sub> is in the gray area, V<sub>IO</sub> current can be more than 10 $\mu$ A.

The GPI features edge detectors that feed into the the top-level interrupt system of the chip. This allows software to use interrupts to service events associated with a GPI change instead of polling for these changes.

- If the application wants nIRQ to go low **only on a GPI rising edge**, then it should **clear** the GPI rising edge interrupt mask bit (INTM\_GLBLx.GPI\_RM = **0**) and **set** the GPI falling edge interrupt mask bit (INTM\_GLBLx.GPI\_FM = **1**).
- If the application wants nIRQ to go low **only on a GPI falling edge**, then it should **set** the GPI rising edge interrupt mask bit (INTM\_GLBLx.GPI\_RM = **1**) and **clear** the GPI falling edge interrupt mask bit (INTM\_GLBLx.GPI\_FM = **0**).
- If the application wants nIRQ to go low **on both GPI falling and rising edges**, then it should **clear** the GPI rising edge interrupt mask bit (INTM\_GLBLx.GPI\_RM = **0**) and **clear** the GPI falling edge interrupt mask bit (INTM\_GLBLx.GPI\_FM = **0**).

<span id="page-34-1"></span>

*Figure 5. GPIOx Block Diagram* 

### <span id="page-34-0"></span>**Alternate Mode (MAX77643)**

The GPIO in the MAX77643 can be configured to have a different function. Whether the GPIO is in GPIO mode or alternate mode can be checked by reading the CNFG\_GPIOx.ALT\_GPIOx bit. [Table 4](#page-34-2) summarizes the alternate functions for each GPIO.

### <span id="page-34-2"></span>**Table 4. GPIO MODE**



### <span id="page-35-0"></span>**On/Off Controller**

The on/off controller monitors multiple power-up (wake-up) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Many systems have one power management controller and one processor and rely on the on/off controller to be the master controller. In this case, the on/off controller receives wake-up events and enables some or all of the regulators to power up a processor. That processor then manages the system. To conceptualize this master operation, see Figure 7 and **Table 6.** A typical path through the on/off controller is:

- 1. Apply a battery and start in the shutdown state.
- 2. Press the system's on-key (nEN = LOW) and follow transitions 3 and 4 to the resource-on state. If any resources are on the FPS, transitions 5A and 5B are followed.
- 3. The device performs its desired functions in the resource-on state. when it is ready to turn off, a manual reset first drives the transition through transitions 6A and 6B for FPS power down then through the 7 and 0 states to the shutdown state.

Some systems have several power management blocks, a main processor, and subprocessors. These systems can use this device as a subpower management block for a peripheral portion of circuitry as long as there is an  $12C$  port available from a higher level processor. To conceptualize this operation, see [Figure 7](#page-38-1) and [Table 6.](#page-39-2) A typical path through the on/ off controller used in this way is:

- 1. Apply a battery to the system and start in the shutdown state.
- 2. The higher level processor can now control this device's resources with  ${}^{12}C$  commands (e.g., turn on/off regulators).
- 3. When the higher level processor is ready to turn this device off, it turns off everything through I2C to transition along path 7 to the shutdown state.

Note that in this style of operation, the CNFG\_GLBL0.SFT\_CTRL[1:0] bits should not be used to turn the device off. The CNFG GLBL0.SFT CTRL[1:0] bits establish directives to the on/off controller itself that does not make sense in this subpower management block operation. If the processor uses I2C commands to enable the device's resources, the processor should also use I2C commands to disable them.
### **Top Level On/Off Controller (MAX77642)**



*Figure 6. Top Level On/Off Controller State Diagram (MAX77642)* 

## **On/Off Controller Transition Table (MAX77642)**

# **Table 5. On/Off Controller Transition/State (MAX77642)**



### **Top Level On/Off Controller (MAX77643)**

<span id="page-38-0"></span>

*Figure 7. Top Level On/Off Controller State Diagram (MAX77643)* 

### <span id="page-39-2"></span>**On/Off Controller Transition Table (MAX77643)**

## <span id="page-39-1"></span>**Table 6. On/Off Controller Transition/State (MAX77643)**



### <span id="page-39-0"></span>**Internal Wake-Up Flags (MAX77643)**

After transitioning to the shutdown state because of a reset, to allow the device to power up again, internal wake-up flags are set to remember the wake-up request. In Figure  $7$  and [Table 6](#page-39-1), these internal wake-up flags trigger transition 3. The internal wake-up flags are set when any of the following happen:

- nEN is debounced (see the *[nEN Enable Input \(MAX77643\)](#page-30-0)* section)
	- For example, after a push-button is pressed or a slide-switch switched to HIGH.
- Software cold reset command sent (CNFG\_GLBL0.SFT\_CTRL[1:0] = 0b01)

### **Reset, Off, and Auto Wake-Up Sequences (MAX77643)**



*Figure 8. On/Off Controller Reset and Off-Action Sequences* 

### **Power-Up/Down Sequence (MAX77643)**



*Figure 9. Power-Up/Down Sequence* 

### **Flexible Power Sequencer (FPS) (MAX77643)**

The FPS allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up/down delays (sequencing). Figure 10 shows four resources powering up under the control of the flexible power sequencer.

The flexible sequencing structure consists of one master sequencing timer and four slave resources (SBB0, SBB1, SBB2 and LDO). When the FPS is enabled, a master timer generates four sequencing events for device power-up/down.

<span id="page-42-0"></span>

*Figure 10. Flexible Power Sequencer Basic Timing Diagram* 



**Startup Timing Diagram Due to nEN (MAX77643)** 

*Figure 11. Startup Timing Diagram Due to nEN* 

### **Force Enabled/Disabled Channels (MAX77643)**

Force enable SIMO and LDO output channels by setting CNFG\_SBBx\_B.EN\_SBBx[2:0] (SIMO) or CNFG\_LDOx\_B.EN\_LDOx[2:0] (LDO) = 0x6. Depending on the OTP, output channels may already be force enabled by default. Output channels configured this way are independent of the flexible power sequence and start up as soon as SYS > UVLO rising. The main bias also automatically turns on.

Likewise, output channels can be force disabled by setting EN\_SBBx[2:0] or EN\_LDOx[2:0] = 0x4.

## **Debounced Inputs (nEN, GPI) (MAX77643)**

The nEN and GPIO (when operating as an input) have programmable debounce timers on both the rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. [Figure 12](#page-44-0) shows an example timing diagram for the nEN debounce.

<span id="page-44-0"></span>

*Figure 12. Debounced Inputs* 

### **Watchdog Timer (WDT) (MAX77643)**

The IC features a watchdog timer function for operational safety. If this timer expires without being cleared, the on/off controller causes the IC to enter the shutdown state and resets configuration registers. See the *[On/Off Controller](#page-35-0)* and *[On/Off Controller Transition Table \(MAX77643\)](#page-39-2)* sections (transitions 0A and 0C) for more details.

Write CNFG\_WDT.WDT\_EN = 1 through the I<sup>2</sup>C interface to enable the timer. The watchdog timer period (t<sub>WD</sub>) is configurable from 16 seconds to 128 seconds in four steps with CNFG\_WDT.WDT\_PER[1:0]. The default timer period is 128 seconds. While the watchdog timer is enabled, the CNFG\_WDT.WDT\_CLR bit must be set through the I<sup>2</sup>C interface periodically (within t<sub>WD</sub>) to reset the timer and prevent shutdown. See the *Register Map* and **[Figure 13](#page-45-0)** for additional details.

<span id="page-45-0"></span>

*Figure 13. Watchdog Timer State Machine* 

The timer can be factory-programmed to be enabled by default, disabled by default, or locked from accidental disable. The CNFG\_WDT.WDT\_LOCK bit is read-only and must be configured at the factory. See [Table 7](#page-45-1) for a full description.

## <span id="page-45-1"></span>**Table 7. Watchdog Timer Factory-Programmed Safety Options**



## **Detailed Description—SIMO Buck-Boost**

The device has a micropower single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size. A single inductor is used to regulate three separate outputs, saving board space while delivering better total system efficiency than equivalent power solutions using one buck and linear regulators.

The buck-boost configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.

To further boost efficiency when the output voltage is always lower than the input, individual channels of the SIMO buckboost converter can be configured to be in buck-only or boost-only mode, reducing switching losses by toggling less switches compared to buck-boost mode. See the *[SIMO Buck Mode \(MAX77643\)](#page-53-0)* and *[SIMO Boost Mode \(MAX77643\)](#page-53-1)*  sections for more details.

### **SIMO Features and Benefits**

- Three Output Channels
- Ideal for Low-Power Designs
	- Delivers up to 500mA at 1.8V from a 3.7V Input
	- ±2% Accurate Output Voltage
- Small Solution Size
	- Multiple Outputs from a Single 1.5μH Inductor
	- Small 10μF (0402) Output Capacitors
- Flexible and Easy to Use
	- Single Mode of Operation
	- Glitchless Transitions Between Buck, Boost, and Buck-Boost Modes
	- Programmable Peak Inductor Current
	- Programmable On-Chip Active Discharge
	- Programmable Buck-Only and Boost-Only Mode (MAX77643)
	- Resistor Programmable Output Voltages (MAX77642)
- Long Battery Life
	- High Efficiency, > 91% at 1.8V Output
	- Better Total System Efficiency than Buck + LDOs
	- Low Quiescent Current, 1μA per Output
	- Low Input Operating Voltage, 2.7V (min)

## **SIMO Detailed Block Diagram**

<span id="page-47-0"></span>

*Figure 14. SIMO Detailed Block Diagram* 

### **SIMO Control Scheme**

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached ( $I_{\text{LIM}}$  = CNFG\_SBBx\_B.IP\_SBB[1:0]). The inductor energy then discharges (M2 + M3\_x) into the output until the current reaches zero  $(1_{7}x)$ . In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

### **Drive Strength (MAX77643)**

The SIMO regulator's drive strength for its internal power MOSFETs is adjustable using the CNFG\_SBB\_TOP.DRV\_SBB[1:0] bit field. The ideal value is determined experimentally for each application. For a PCB layout comparable to the MAX77642/MAX77643 evaluation kit, 0x1 is the best setting and represents a balance between efficiency and EMI. Faster settings result in higher efficiency but generally require stricter layout rules or shielding to avoid additional EMI. Slower settings limit EMI in non-ideal settings (e.g., contained layout, antennae adjacent to the device, etc.). Change the drive strength only once during system initialization.

### **SIMO Output Voltage Configuration**

Each of the SIMO outputs are independently configurable. To set the output voltages at SBB0/1/2 for the MAX77642, connect the appropriate resistors from RSET\_SBB0/1/2 to GND as shown in [Table 8](#page-49-0) and [Table 9](#page-50-0). The RSET\_SBB0/1/ 2 resistors should have 1% or better tolerance. To set the output voltages at SBB0/1/2 for the MAX77643, use the I2C interface to load the configuration registers CNFG\_SBBx\_A.TV\_SBBx[7:0]. This 8-bit configuration is a linear transfer function that starts at 0.5V and ends at 5.5V with 25mV increments, and sets the output voltage as: SBBx = 0.5V + 25mV x TV\_SBBx[7:0] (decimal).

## <span id="page-49-0"></span>**Table 8. SBB0 Output Voltage Settings**



## <span id="page-50-0"></span>**Table 9. SBB1/2 Output Voltage Settings**



### **Peak Current Configuration**

The peak inductor current limit corresponding to each SIMO output are independently configurable. To set the inductor peak current for the MAX77642, connect the appropriate resistors from RSET\_IPK to GND as shown in [Table 10.](#page-51-0) The RSET\_IPK resistors should have a 1% or better tolerance. To set the inductor peak current for the MAX77643, use the I 2C interface to load the configuration registers CNFG\_SBBx\_B.IP\_SBBx[5:4].



## <span id="page-51-0"></span>**Table 10. Inductor Peak Current Setting**

## **SIMO Soft-Start**

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup ( $dV/dt_{SS}$ ).

More output capacitance results in higher input current surges during startup. The following equations and example describe the input current surge phenomenon during startup.

In buck-boost mode, the current into the output capacitor  $(I_{\text{CSBB}})$  during soft-start is:

$$
I_{\text{CSBB}} = C_{\text{SBB}} \times \frac{dV}{dt_{\text{SS}}} \Big( \text{Equation 1} \Big)
$$

where:

- C<sub>SBB</sub> is the capacitance on the output of the regulator
- $\bullet$  dV/dt<sub>SS</sub> is the voltage change rate of the output

The input current  $(I_{IN})$  during soft-start is:

$$
I_{\text{IN}} = \frac{\left(\frac{I_{\text{CSBB}} + I_{\text{LOAD}}}{\xi}\right)^{\frac{V_{\text{SBBx}}}{V_{\text{IN}}}}}{\xi}
$$
 Equation 2

where:

- I<sub>CSBB</sub> is calculated using Equation 1
- $\bullet$  I<sub>LOAD</sub> is current consumed from the external load
- $\bullet$  V<sub>SBBx</sub> is the output voltage
- $\bullet$  V<sub>IN</sub> is the input voltage
- $\bullet$  ξ is the efficiency of the regulator

For example, given the following conditions, the peak input current  $(I_{IN})$  during soft-start is ~71mA:

Given:

- $\bullet$  V<sub>IN</sub> is 3.5V
- $\bullet\;$  V<sub>SBB2</sub> is 3.3V
- $\bullet$  C<sub>SBB2</sub> = 10µF
- $\bullet$  dV/dt<sub>SS</sub> = 5mV/µs
- R<sub>LOAD2</sub> = 330Ω (I<sub>LOAD2</sub> = 3.3V/330Ω = 10mA)
- ξ is 80%

Calculation:

- $\bullet$  I<sub>CSBB</sub> = 10µF x 5mV/µs (from Equation 1)
- $\bullet$  I<sub>CSBB</sub> = 50mA
	- $(50mA + 10mA)\frac{3.3V}{3.5M}$

 $\bullet$   $I_{\text{IN}} =$  $\frac{1000}{0.85}$  (from Equation 1)

 $\bullet$  I<sub>IN</sub> ~ 71mA

## **SIMO Registers (MAX77643)**

Each SIMO buck-boost channel has a dedicated register to program its target output voltage (CNFG\_SBBx\_A.TV\_SBBx[7:0]) and its peak current limit (CNFG\_SBBx\_B.IP\_SBBx[1:0]). Additional controls are available for enabling/disabling the active-discharge resistors (CNFG\_SBBx\_B.ADE\_SBBx), buck-only, boost-only, buckboost only, and automatic mode (CNFG\_SBBx\_B.OP\_MODE) as well as enabling/disabling the SIMO buck-boost channels (CNFG\_SBBx\_B.EN\_SBBx[2:0]). For a full description of bits, registers, default values, and reset conditions, see the *Register Map*.

### **SIMO Active Discharge Resistance**

Each SIMO buck-boost channel has an active-discharge resistor (R<sub>AD SBBx</sub>) that is automatically enabled/disabled based on a CNFG\_SBBx\_B.ADE\_SBBx bit and the status of the SIMO regulator. The active discharge feature may be enabled (CNFG\_SBBx\_B.ADE\_SBBx = 1) or disabled (CNFG\_SBBx\_B.ADE\_SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever  $V_{\rm SYSA}$  is below VSYSAUVLO and above V<sub>POR</sub>.

These resistors discharge the output when CNFG\_SBBx\_B.ADE\_SBBx = 1, and their respective SIMO channel is off. If the regulator is forced on through CNFG\_SBBx\_B.EN\_SBBx[2:0] = 0b110 or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when  $V_{\text{SYSA}}$  is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

## <span id="page-53-0"></span>**SIMO Buck Mode (MAX77643)**

If the input voltage at IN\_SBB never falls below the output voltage of one or more SIMO converter channels, individual channels can be configured to be in buck mode with the CNFG\_SBBx\_B.OP\_MODE bit. In buck mode, when an output needs service, switch M3\_x remains closed and M4 remains open (see [Figure 14](#page-47-0)). Only M1 and M2 are toggled as in a traditional buck converter. Efficiency is boosted due to three major factors:

- Reduced switching loss: Buck mode toggles only two switches versus the four in buck-boost mode. Therefore, there are less switching events during which power is consumed.
- Lower inductor core losses: Inductor current changes from 0A to peak current. The larger the change in current the inductor experiences, the more energy is lost in the inductor core in the form of heat. In buck mode, the peak current can be reduced since less inductor current is needed to support a load. Less inductor current is needed because of direct energy transfer. Direct energy transfer occurs while the inductor is charged, when the input (IN\_SBB) is connected directly to the output (SBBx) through the inductor. Therefore, the input not only provides energy to charge the inductor, energy is also supplied to the output capacitor and load devices. Therefore, less current is needed to charge the inductor, which is used to charge the output capacitor in the next switching state.
- Less frequent charging cycles: In buck-boost mode, the output capacitor is charged only while the inductor is being discharged. Again because of direct energy transfer, the output capacitor is charged during both the inductor charge and discharge times. In addition, with the same peak current limit, the inductor charge time is longer with buck mode. Therefore, the output capacitor can support the output voltage longer before needing to be recharged.

Maintain a minimum headroom of 0.7V between IN\_SBB and SBBx in buck mode because inductor charge time (dt = L x Ip\_SBBx<sup>/(V</sup>IN\_SBB - V<sub>SBBx</sub>)) increases as the difference between the IN\_SBB and SBBx voltages shrinks. As the inductor current takes longer to reach its peak, the output voltage might take too long to reach its target voltage, and the MAX77643 might trigger a fault flag.

### <span id="page-53-1"></span>**SIMO Boost Mode (MAX77643)**

If the input voltage at IN\_SBB never rises above the output voltage of one or more SIMO converter channels, individual channels can be configured to be in boost mode with the CNFG\_SBBx\_B.OP\_MODE bit. In boost mode, when an output needs service, switch M1 remains closed and M2 remains open (see [Figure 14](#page-47-0)). Only M3x and M4 are toggled as in a traditional boost converter. Efficiency is boosted due to three major factors:

- Reduced switching loss: Boost mode toggles only two switches versus the four in buck-boost mode. Therefore, there are less switching events during which power is consumed.
- Lower inductor core losses: Inductor current changes from 0A to peak current. The larger the change in current the inductor experiences, the more energy is lost in the inductor core in the form of heat. In boost mode, the peak current can be reduced since less inductor current is needed to support a load. Less inductor current is needed because of direct energy transfer. Direct energy transfer occurs while the inductor is discharged, when the input (IN\_SBB) is connected directly to the output (SBBx) through the inductor. Therefore, the input not only provides energy to charge the inductor, energy is also supplied to the output capacitor and load devices. Therefore, less current is needed to charge the inductor, which is used to charge the output capacitor in the next switching state.
- Less frequent charging cycles: The inductor discharge time is longer with boost mode. Therefore, the output capacitor can support the output voltage longer before needing to be recharged.

### **Applications Information**

### **SIMO Available Output Current**

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels. Maxim offers a calculator found in the design resources tab of the MAX77642/MAX77643's webpage that outlines the available capacity for specific conditions. [Table 11](#page-54-0) is an extraction from the calculator.

## <span id="page-54-0"></span>**Table 11. SIMO Available Output Current for Common Applications**



*\*ESRC\_IN = ESRC\_OUT = 5mΩ, L = 1.5μH* 

### **Inductor Selection**

Choose an inductance from 1.0μH to 2.2μH; 1.5μH inductors work best for most designs. Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the *[Output Capacitor Selection](#page-55-0)* section for more information on how to size your output capacitor in order to control ripple.

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels ( $I_P$  SBBx). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.75A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system. For systems where the expected load currents are not well known, be conservative and choose the RMS current to be greater than or equal to half the higher maximum peak current limit setting  $[I_{RMS} \ge MAX (I_P_S_{BB0}, I_P_S_{BB1}, I_P_S_{BB2}) / 2]$ . This is a conservative choice because the SIMO buck-boost regulator implements a discontinuous conduction mode (DCM) control scheme, which returns the inductor current to zero each cycle.

Consider the DC-resistance (DCR), AC-resistance (ACR), and solution size of the inductor. Typically, smaller sized inductors have larger DC-resistance and larger AC-resistance that reduces efficiency and the available output current. Note that many inductor manufacturers have inductor families which contain different versions of core material in order to balance trade-offs between DCR, ACR (i.e., core losses), and component cost. For this SIMO regulator, inductors with the lowest ACR in the 1.0MHz to 2.0MHz region tend to provide the best efficiency.

### **Input Capacitor Selection**

Choose the input bypass capacitance (C<sub>IN\_SBB</sub>) to be 10 $\mu$ F. Larger values of C<sub>IN\_SBB</sub> improve the decoupling for the SIMO regulator.

The C<sub>IN</sub> SBB reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e., ESR  $\leq 5m\Omega$  and ESL ≤ 500pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the SIMO (5.5V, max), use a capacitor with a voltage rating of 6.3V at minimum.

### **Boost Capacitor Selection**

Choose the boost capacitance (C<sub>BST</sub>) to be 10nF. Smaller values of C<sub>BST</sub> (< 1nF) result in insufficient gate drive for M3. Larger values of  $C_{\rm BST}$  (> 10nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended.

### <span id="page-55-0"></span>**Output Capacitor Selection**

Choose each output bypass capacitance (C<sub>SBBx</sub>) based on the target output voltage ripple ( $\Delta V_{\rm SBB}$ ). Typical values are  $22\mu$ F. Larger values of C<sub>SBBx</sub> improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance (L), the output voltage ( $V_{\rm SBBx}$ ), and the peak current limit setting ( $I_P$   $SBBx$ ). See Equation 3 to estimate required, effective capacitance.

$$
C_{\rm SBBx} = \frac{{I_P}_{\rm SBBx}^2 \times L}{2 \times V_{\rm SBBx} \times \Delta V_{\rm SBBx}^{\rm (Equation 3)}}
$$

Maxim also offers a calculator to aid in the selection of the output capacitance found in the design resources tab of the MAX77642/MAX77643 product page. Note that most designs concern themselves with having enough capacitance on the output but there is also a maximum capacitance limitation that is calculated within the SIMO calculator; take care not to exceed the maximum capacitance.

The  $C_{\rm SBBX}$  is required to keep the output voltage ripple small. The impedance of the output capacitor (ESR, ESL) should be very low (i.e., ESR ≤ 5mΩ and ESL ≤ 500pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced as capacitor case sizes decrease. Due to this characteristic, it is possible for an 0603 case size capacitor to perform well, while an 0402 case size capacitor of the same value performs poorly. The SIMO regulator is stable with low output capacitance (1μF) but the output voltage ripple would be large; consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

### **SIMO Switching Frequency**

The SIMO buck-boost regulator uses a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the operating mode, input voltage, output voltage, load current, and inductance. Output capacitance is a minor factor in SIMO switching frequency. Maxim offers a SIMO calculator found in the design resources tab of the MAX77642/MAX77643 product page to estimate expected switching frequency.

[Table 12](#page-56-0) lists how different factors increase or decrease switching frequency.



## <span id="page-56-0"></span>**Table 12. Switching Frequency Control**

### **Unused Outputs**

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, the charged inductor experiences an open circuit, and the output voltage soars above the absolute maximum rating, damaging the device. If an output is not used, do one of the following:

- 1. Disable the output (CNFG\_SBBx\_B.EN\_SBBx[2:0] = 0x4 or 0x5) and connect the output to ground. If an unused output is default enabled or can be accidentally enabled, do one of the other recommendations instead.
- 2. Bypass the unused output with a 1μF capacitor to ground.
- 3. Connect the unused output to IN\_SBB or a different output channel if the unused output is programmed to a lower voltage. Since the output voltage is higher than the unused output, the regulator does not service the unused output even if it is unintentionally enabled.
	- Note that some OTP options have the active-discharge resistors enabled by default. Connecting an unused output to IN\_SBB is **not recommended** if the active discharge is enabled by default. If connecting the unused output to a different channel, disable the active-discharge resistor (CNFG\_SBBx\_B.ADE\_SBBx = 0) of the unused channel.

### **PCB Layout Guide**

### **Capacitors**

Place decoupling capacitors as close as possible to the IC such that connections from capacitor pads to pin and from capacitor pads to ground pins are short. Keeping the connections short lowers parasitic inductance and resistance, improving performance and shrinking the physical size of hot loops.

If connections to the capacitors are through vias, use multiple vias to minimize parasitics. Also, connect loads to the capacitor pads rather than the device pins.

Most critical are the capacitors for the switching regulator: input capacitor at IN\_SBB and output capacitors at SBBx.

### <span id="page-56-1"></span>**Input Capacitor at IN\_SBB**

Minimize the parasitic inductance from PGND to input capacitor to IN\_SBB to reduce ringing on the LXA voltage.

### **Output Capacitors at SBBx**

The output capacitors experience large changes in current as the regulator charges (buck mode) and discharges (both modes) the inductor. In buck mode, the capacitor current ramps up at the same rate as mentioned in the *[Input Capacitor](#page-56-1)  [at IN\\_SBB](#page-56-1)* section. In buck-boost mode, the capacitor current ramps up very quickly. In both modes, the capacitor current ramps down at a rate of <sup>dI</sup>C\_SBBx  $\bigg/_{\text{dt}}$  = <sup>V</sup>SBBx *L* from inductor peak current. Since the ramp down can occur in less than 1μs, and the current increases rapidly for buck-boost mode, minimize parasitic inductance from SBBx to output capacitor to PGND.

### **Inductor**

Keep the inductor close to the IC to reduce trace resistance; however, prioritize any regulator input/output capacitors over the inductor. Use the appropriate trace width from LXA to inductor to LXB to support the peak inductor current. Likewise, if there are vias in the path, use an appropriate amount of vias to support the peak current.

### **Ground Connections**

As the switching regulator charges and discharges the inductor, current flows from PGND to the input capacitor ground, from output capacitor ground to PGND, or from output capacitor ground to input capacitor ground. Therefore, use a wide, continuous copper plane to connect PGND to the capacitor grounds.

When connecting the GND and PGND pins together, ensure noise from the power ground does not enter the analog ground (where GND is connected). For example, assuming the ground pins are connected through a solid ground plane on an internal layer, one via connecting GND to the internal ground plane may be sufficient to protect GND from most of the noise in the power-ground plane. Likewise, if there are other higher current or noisy circuitry near this device, avoid connecting the GND pin directly to their grounds.

For more guidelines on proper grounding, visit: *[https://www.maximintegrated.com/en/design/partners-and-technology/](https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html) [design-technology/ground-layout-board-designers.html](https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html)*.

### **Example PCB Layout**

[Figure 15](#page-57-0) shows an example layout of the top layer.

<span id="page-57-0"></span>

*Figure 15. PCB Top-Layer and Component Placement Example* 

## **Detailed Description—Low Dropout Linear Regulator (LDO)/Load Switch (LSW)**

The device includes an on-chip low-dropout linear regulator (LDO0) that can also be configured as load switches. The LDO is optimized to have low-quiescent current. The input voltage range ( $V_{\text{IN}}|_{\text{DO}}$ ) allows it to be powered directly from the main energy source such as a Li-Poly battery or from an intermediate regulator. The linear regulator delivers up to 150mA.

### **Features and Benefits**

- $\bullet$  1x 150mA LDO
- LDO Input Voltage Range: 1.71V to 5.5V
- LSW Input Voltage Range: 1.20V to 5.5V
- Resistor Adjustable Output Voltage (MAX77642)
- I 2C Adjustable Output Voltage (MAX77643)
- 100mV Maximum Dropout Voltage at ECT Conditions
- Programmable On-Chip Active Discharge

### **LDO/LSW Simplified Block Diagram**

The LDO/LSW block has one input (IN LDO) and one output (LDO) and several ports that exchange information with the rest of the device (V<sub>RFF</sub>, EN\_LDO, ADE\_LDO). The V<sub>RFF</sub> comes from the main bias circuits. The CNFG\_LDO0\_B.EN\_LDO and CNFG\_LDO0\_B.ADE\_LDO are register bits for controlling the enable and activedischarge feature, respectively. See the *Register Map* for more information.



*Figure 16. LDO Simplified Block Diagram* 

### **LDO Output Voltage Configuration**

To set the output voltages for the on-chip LDO for the MAX77642, connect the appropriate resistor from RSET\_LDO to GND as shown in [Table 13.](#page-59-0) RSET\_LDO resistor should have 1% or better tolerance. To set the output voltages for the on-chip LDO for the MAX77643, use the I2C interface to load the configuration register TV\_LDO[7:0]. TV\_LDO[7] is used to enable (TV\_LDO[7] = 1) or disabled (TV\_LDO[7] = 0) a 1.325mV offset to the LDO's output voltage. The bits TV\_LDO[6:0] are used to set the output voltage as:

 $LDO = 0.5V + TV LDO[7] + (25mV × TV LDO[6:0] (decimal))$ 

## <span id="page-59-0"></span>**Table 13. LDO Output Voltage Setting**



### **LDO/LSW Active-Discharge Resistor**

The LDO/LSW block has an active-discharge resistor ( $R_{AD\ LDO}$ ) that is enabled if CNFG\_LDO0\_B.ADE\_LDO = 1 and LDO is disabled. Enabling the active discharge feature helps ensure a complete and timely power down of the resource. During power up, if  $V<sub>SYSA</sub> > V<sub>POR</sub>$  and CNFG\_LDO\_B.ADE\_LDO = 1, the active-discharge resistor is enabled.

### **LDO/LSW Soft-Start**

The soft-start feature limits inrush current during startup, and is achieved by limiting the slew rate of the output voltage during startup (dV $_{\text{OUT LDO}}$ /dtss).

More output capacitance results in higher input current surges during startup. The following equation and example describe the input current surge phenomenon during startup.

The input current ( $I_{IN}$  LDO) during soft-start is calculated as:

$$
I_{\text{IN\_LDOx}} = C_{\text{LDOx}} \frac{dV_{\text{OUT\_LDOx}}}{dt_{\text{SS}}} + I_{\text{OUT\_LDOx}}
$$

where:

- $C_{1,DO}$  is the capacitance on the output of the regulator
- dV<sub>OUTLDO</sub>/dtss is the voltage change rate of the output

For example, given the following conditions, the input current ( $I_{IN\ LDO}$ ) during soft-start is 13.08mA:

Given:

- $\bullet$  C<sub>LDO</sub> = 2.2µF
- $\bullet$  dV<sub>OUT LDO</sub>/dt<sub>SS</sub> = 2.2mV/µs
- LDO programmed to 1.85V
- $\bullet$  R<sub>LDO</sub> = 185Ω (I<sub>OUT\_LDO</sub> = 1.85V/185Ω = 10mA)

Calculation:

- $\bullet$  I<sub>IN</sub> = 2.2µF x 2.2mV/µs + 10mA
- $\bullet$  I<sub>IN</sub> = 14.84mA

### **Load Switch Configuration**

The LDO0 can be configured as load switches with the CNFG\_LDO0\_B.LDO\_MD bit. As shown in [Figure 17,](#page-60-0) the transition from LDO to LSW mode is controlled by a defined slew rate until dropout is detected. Once dropout is detected, the load switch is fully closed and the dropout interrupt flag (INT\_GLBL.DOD\_R) is set.

<span id="page-60-0"></span>

*Figure 17. LDO to LSW Transition Waveform* 

### **Applications Information**

### **Input Capacitor Selection**

Make sure the input bypass capacitance (C<sub>IN\_LDO</sub>) is at least 2.2µF. Larger values of C<sub>IN\_LDO</sub> improve the decoupling for LDO. The floor plan of the device is such that SBB0 is adjacent to IN\_LDO and if the SIMO channel 0 output powers the input of LDO, then its output capacitor ( $C_{SBB0}$ ) can also serve as  $C_{\text{IN LDO}}$  such that only one capacitor is required.

The C<sub>IN, LDO</sub> reduces the current peaks drawn from the battery or input power source during operation. The impedance of the input capacitor (ESR, ESL) should be very low (i.e., ESR ≤ 50mΩ and ESL ≤ 5nH) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

### **Output Capacitor Selection**

For both LDO and LSW modes, choose the output bypass capacitance (C<sub>LDO</sub>) to be 1µF.

In LDO mode, larger values of C<sub>LDO</sub> improve output PSRR but increase input surge currents during soft-start and output voltage changes. The effective output capacitance should not exceed 2.8μF to maintain stability.

While in LDO mode, C<sub>LDO</sub> is required to keep stability. The series inductance of the output capacitor and its series resistance should be low (i.e., ESR ≤ 10mΩ and ESL ≤ 1nH) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with increased DC bias voltage. This effect is more pronounced with smaller capacitor case sizes. Due to this characteristic, 0603 case size capacitors tend to perform well while 0402 case size capacitors of the same value perform poorly.

## **Detailed Description—I2C Serial Communication**

### **General Description**

The IC features a revision 3.0 I2C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device, relying on the master to generate a clock signal. SCL clock rates from 0Hz to 3.4MHz are supported.

The I<sup>2</sup>C is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.

[Figure 18](#page-62-0) shows the functional diagram for the I<sup>2</sup>C-based communications controller. For additional information on I<sup>2</sup>C, refer to the *I 2C Bus Specification and User Manual* which is available for free through the internet.

## **Features**

- I<sup>2</sup>C Revision 3.0 Compatible Serial Communications Channel
- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)
- Does not utilize I<sup>2</sup>C Clock Stretching

## **I 2C Simplified Block Diagram**

There are three pins (aside from GND) for the I<sup>2</sup>C-compatible interface. The V<sub>IO</sub> determines the logic level, SCL is the clock line, and SDA is the data line. Note that the interface does **not** have the ability to drive the SCL line.

<span id="page-62-0"></span>

*Figure 18. I2C Simplified Block Diagram* 

## **I 2C System Configuration**

The I2C-compatible interface is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I2C-compatible interface operates as a slave on the I2C bus with transmit and receive capabilities.



*Figure 19. I2C System Configuration* 

## **I 2C Interface Power**

The I<sup>2</sup>C interface derives its power from V<sub>IO</sub>. Typically a power input such as V<sub>IO</sub> would require a local 0.1µF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V<sub>IO</sub> and the next closest capacitor (≥ 0.1μF) is less than 100mΩ in series with 10nH, then a local capacitor is not needed. Otherwise, bypass  $V_{1O}$  to GND with a 0.1 $\mu$ F ceramic capacitor.

The V<sub>IO</sub> accepts voltages from 1.7V to 3.6V (V<sub>IO</sub>). Cycling V<sub>IO</sub> does not reset the I<sup>2</sup>C registers. When V<sub>IO</sub> is less than VIOUVLO and VSYSA is less than VSYSAUVLO, SDA and SCL are high impedance.

## **I 2C Data Transfer**

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the *I [2](#page-63-0)[C Start and Stop Conditions](#page-63-0)*  section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is 9 bits long: 8 bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

## <span id="page-63-0"></span>**I 2C Start and Stop Conditions**

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See [Figure 20](#page-64-0).

A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the *I [2](#page-64-1)[C Acknowledge Bit](#page-64-1)* section for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general a repeated start command is functionally equivalent to a regular start command.

<span id="page-64-0"></span>

*Figure 20. I2C Start and Stop Conditions* 

## <span id="page-64-1"></span>**I 2C Acknowledge Bit**

Both the I<sup>2</sup>C bus master and slave devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each 9-bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See [Figure 21.](#page-64-2) To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.

<span id="page-64-2"></span>

*Figure 21. Acknowledge Bit* 

## **I 2C Slave Address**

The I<sup>2</sup>C controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See [Figure 22](#page-65-0). The OTP address is factory-programmable for one of two options. See [Table 14.](#page-65-1) All slave addresses not mentioned in [Table 14](#page-65-1) are not acknowledged.



## <span id="page-65-1"></span>**Table 14. I2C Slave Address Options**

\*Perform all reads and writes on the main address. The ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict.

\*\*When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.

<span id="page-65-0"></span>

*Figure 22. Slave Address Example* 

## **I 2C Clock Stretching**

In general, the clock signal generation for the  $12C$  bus is the responsibility of the master device. The  $12C$  specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The IC does not use any form of clock stretching to hold down the clock line.

## **I 2C General Call Address**

This device does not implement the I2C specifications general call address and does not acknowledge the general call address (0b0000\_0000).

## **I 2C Device ID**

This device does not support the I<sup>2</sup>C Device ID feature.

## **I 2C Communication Speed**

This device is compatible with all four communication speed ranges as defined by the revision 3.0 I<sup>2</sup>C specification:

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing bus speed through this range is the combination of the bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant (C x R), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the I2C bus specification and user manual (available for free on the internet) for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs 5.6kΩ pullup resistors, a 400kHz bus needs about 1.5kΩ pullup resistors, and a 1MHz bus needs 680Ω pullup resistors. Remember that, while the open-drain bus is low, the pullup resistor is dissipating power, and lower value pullup resistors dissipate more power  $(V^2/R)$ .

Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the publicly available I2C bus specification and user manual. Major considerations with respect to this part are:

- $\bullet$  The I<sup>2</sup>C bus master uses current source pullups to shorten the signal rise.
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the bus input filters are set for standard mode, fast mode, and fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the *I [2](#page-66-0)[C Communication Protocols](#page-66-0)* section.

## <span id="page-66-0"></span>**I 2C Communication Protocols**

Both writing to and reading from registers are supported as described in the following subsections.

### <span id="page-66-1"></span>**Writing to a Single Register**

[Figure 23](#page-67-0) shows the protocol for the I<sup>2</sup>C master device to write one byte of data to this device. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/W = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave updates with the new data.
- 8. The slave asserts an acknowledge or not acknowledge for the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

<span id="page-67-0"></span>

*Figure 23. Writing to a Single Register with the Write Byte Protocol* 

### **Writing Multiple Bytes to Sequential Registers**

[Figure 24](#page-68-0) shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol in the *[Writing to a Single Register](#page-66-1)* section, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The write to sequential registers protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/W = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 8. Steps 6 to 7 are repeated as many times as the master requires.
- 9. During the last acknowledge related clock pulse, the master can issue an acknowledge or a not acknowledge.
- 10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

<span id="page-68-0"></span>

*Figure 24. Writing to Sequential Registers X to N* 

### **Reading from a Single Register**

[Figure 25](#page-69-0) shows the protocol for the I<sup>2</sup>C master device to read one byte of data. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit (R/W = 0).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/W = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10. The master issues a not acknowledge (nA).
- 11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.

<span id="page-69-0"></span>

*Figure 25. Reading from a Single Register with the Read Byte Protocol* 

### **Reading from Sequential Registers**

[Figure 26](#page-70-0) shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data. When the master has all the data it requires, it issues a not acknowledge (nA) and a stop (P) to end the transmission.The continuous read from sequential registers protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/W = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/W = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
- 12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, it does not modify its register pointer. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.

<span id="page-70-0"></span>

*Figure 26. Reading Continuously from Sequential Registers X to N* 

### **Engaging HS-Mode for Operation up to 3.4MHz**

[Figure 27](#page-71-0) shows the protocol for engaging HS-mode operation. HS-mode operation allows for a bus operating speed up to 3.4MHz. The engaging HS-mode protocol is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2. The master sends a start command (S).
- 3. The master sends the 8-bit master code of 0b0000 1XXX where 0bXXX are don't care bits.
- 4. The addressed slave issues a not acknowledge (nA).
- 5. The master can increase its bus speed up to 3.4MHz and issue any read/write operation.

The master may continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high-speed mode, use repeated start (Sr)

<span id="page-71-0"></span>

*Figure 27. Engaging HS Mode*
## **Register Map**

## <span id="page-72-0"></span>**MAX77643**



## **Register Details**

### <span id="page-73-0"></span>**[INT\\_GLBL0 \(0x00\)](#page-72-0)**



### <span id="page-73-1"></span>**[INT\\_GLBL1 \(0x01\)](#page-72-0)**





## <span id="page-74-0"></span>**[ERCFLAG \(0x02\)](#page-72-0)**





## <span id="page-75-0"></span>**[STAT\\_GLBL \(0x03\)](#page-72-0)**





### <span id="page-76-0"></span>**[INTM\\_GLBL0 \(0x04\)](#page-72-0)**





### <span id="page-77-0"></span>**[INTM\\_GLBL1 \(0x05\)](#page-72-0)**





### <span id="page-78-0"></span>**[CNFG\\_GLBL0 \(0x06\)](#page-72-0)**



### <span id="page-79-0"></span>**[CNFG\\_GLBL1 \(0x07\)](#page-72-0)**



### <span id="page-79-1"></span>**[CNFG\\_GPIO0 \(0x08\)](#page-72-0)**





### <span id="page-80-0"></span>**[CNFG\\_GPIO1 \(0x09\)](#page-72-0)**



### <span id="page-81-0"></span>**[CID \(0x10\)](#page-72-0)**



### <span id="page-81-1"></span>**[CNFG\\_WDT \(0x17\)](#page-72-0)**



### <span id="page-81-2"></span>**[CNFG\\_SBB\\_TOP \(0x28\)](#page-72-0)**





### <span id="page-82-0"></span>**[CNFG\\_SBB0\\_A \(0x29\)](#page-72-0)**



### <span id="page-82-1"></span>**[CNFG\\_SBB0\\_B \(0x2A\)](#page-72-0)**





### <span id="page-83-0"></span>**[CNFG\\_SBB1\\_A \(0x2B\)](#page-72-0)**



### <span id="page-84-0"></span>**[CNFG\\_SBB1\\_B \(0x2C\)](#page-72-0)**



### <span id="page-84-1"></span>**[CNFG\\_SBB2\\_A \(0x2D\)](#page-72-0)**





### <span id="page-85-0"></span>**[CNFG\\_SBB2\\_B \(0x2E\)](#page-72-0)**





### <span id="page-86-0"></span>**[CNFG\\_DVS\\_SBB0\\_A \(0x2F\)](#page-72-0)**



### <span id="page-86-1"></span>**[CNFG\\_LDO0\\_A \(0x38\)](#page-72-0)**





## <span id="page-87-0"></span>**[CNFG\\_LDO0\\_B \(0x39\)](#page-72-0)**



## **Typical Application Circuits**

## **Typical Applications Circuit**



*Figure 28. Typical Applications Circuit - RSEL Version (MAX77642)* 



## **Typical Application Circuits (continued)**

*Figure 29. Typical Applications Circuit - I2C Version (MAX77643)* 

## **Ordering Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.* 

*T = Tape and reel.* 

*\*Custom samples only. Not for production or stock. Contact factory for more information.* 

## **Revision History**



For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits*) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2021 Maxim Integrated Products, Inc.