

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



Power Delivery Microcontroller Gen1

PMG1 Family General Description

PMG1 (Power Delivery Microcontroller Gen1) is a family of high-voltage USB-C power delivery (PD) microcontrollers (MCU). These chips include an Arm[®] Cortex[®]-M0/M0+ CPU and USB-C PD controller along with analog and digital peripherals. PMG1 is targeted for any embedded system that provides/consumes powers to/from a high-voltage USB-C PD port and leverages the microcontroller to provide additional control capability. Figure 1 shows the PMG1 family segmentation.




Figure 1. PMG1 Family Segmentation

* Contact the local Cypress sales office to get more information about PMG1-S2.





Table 1 shows the comparison of features of different MCUs of the PMG1 family.

Table 1. Comparison of Features of Different PMG1 Family MCUs

Subsystem or Range	Item	PMG1-S0	PMG1-S1	PMG1-S2	PMG1-S3*
CPU & Memory	Core	Arm Cortex-M0	Arm Cortex-M0	Arm Cortex-M0	Arm Cortex-M0+
Subsystem	Max Freq (MHz)	48	48	48	48
	Flash (KB)	64	128	128	256
	SRAM (KB)	8	12	8	32
Power Delivery	Power Delivery Ports	1	1	1	1 port for 48-QFN 2 ports for 97-BGA
	Role	Sink	DRP	DRP	DRP
	MOSFET Gate Drivers	1x PFET	2x PFET	2x NFET	Flexible 2x NFET
	Fault Protections	VBUS OVP and UVP	VBUS OVP, UVP, and OCP SCP and RCP (for Source Configuration only)	VBUS OVP, UVP, and OCP	VBUS OVP, UVP, and OCP SCP and RCP (for Source Configuration only)
USB	Integrated Full Speed USB 2.0 Device with Billboard Class support	No	No	Yes	Yes
Voltage Range	Supply (V)	VDDD (2.7 - 5.5) VBUS (4 - 21.5)	VSYS (2.75 - 5.5) VBUS (4 - 21.5)	VSYS (2.7 - 5.5) VBUS (4 - 21.5)	VSYS (2.8–5.5) VBUS (4–28)
	IO (V)	1.71 - 5.5	1.71 - 5.5	1.71 - 5.5	1.71 – 5.5
Digital	SCB (configurable as I2C/UART/SPI)	2	4	4	7 for 48-QFN (out of which only 5 can be configured as SPI and UART) 8 for 97-BGA
	TCPWM Block (configurable as timer, counter or pulse width modulator)	4	2	4	7 for 48-QFN 8 for 97-BGA
	Hardware Authentication Block (Crypto)	No	No	Yes (AES-128/192/256, SHA1, SHA2-224, SHA2-256, PRNG, CRC)	Yes (AES-128, SHA2-256, TRNG, Vector Unit)
Analog	ADC	2x 8-bit SAR	1x 8-bit SAR	2x 8-bit SAR	2x 8-bit SAR 1x 12-bit SAR
	On-chip Temperature Sensor	Yes	Yes	Yes	Yes
Direct Memory Access (DMA)	DMA	No	No	No	Yes
GPIO	Max # of I/O	12(10+2 OVT)	17(15+2 OVT)	20(18+2 OVT)	26 (24+2 OVT) for 48-QFN 50 (48+2 OVT) for 97-BGA
Charging Standards	Charging Source	-	BC 1.2, AC	BC 1.2, AC	BC 1.2, AC, AFC and Quick Charge 3.0
	Charging Sink	BC 1.2, Apple Charging (AC)	BC 1.2, AC	BC 1.2, AC	BC 1.2, AC
ESD Protection	ESD Protection	Yes (Up to ± 8-kV contact discharge, up to ±15-kV air discharge, Human body model, and charged device model)	Yes (Human Body model and Charged Device Model)	Yes (Up to ± 8-kV contact discharge, up to ±15-kV air discharge, Human body model and charged device model)	Yes (Human Body model and Charged Device Model
Packages	Package Options	24-QFN (4x4 mm, 0.5-mm pitch)	40-QFN (6×6 mm, 0.5-mm pitch)	40-QFN (6×6 mm, 0.5-mm pitch)	48-QFN (6x6 mm, 0.5-mm pitch) 97-BGA (6x6 mm, 0.5 mm and 0.65 mm pitch)

* Contact the local Cypress sales office to get more information about PMG1-S2.

The rest of this document discusses the PMG1-S2 device in detail.



PMG1-S2 General Description

PMG1-S2 has 128-KB flash, 8-KB SRAM, 20 GPIOs, full-speed USB device controller, a Crypto engine for authentication, a 20V-tolerant regulator, and a pair of FETs to switch a 5V (VCONN) supply. PMG1-S2 also integrates two pairs of gate drivers to control external VBUS FETs and system level ESD protection. PMG1-S2 is available in 40-QFN package.

Features

Type-C and USB-PD Support

- Supports one USB Type-C port
- Integrated USB Power Delivery 3.0 support
- Integrated USB-PD BMC transceiver
- Integrated VCONN FETs
- Configurable resistors R_P and R_D
- Dead Battery Detection support
- Integrated fast role swap and extended data messaging
- Integrated Hardware based overcurrent protection (OCP) and overvoltage protection (OVP)

32-bit MCU Subsystem

- 48-MHz ARM Cortex-M0 CPU
- 128-KB Flash
- 8-KB SRAM

Integrated Digital Blocks

- Hardware Crypto block enables Authentication
- Full-Speed USB Device Controller supporting Billboard Device Class
- Integrated timers and counters to meet response times required by the USB-PD protocol
- Four run-time reconfigurable serial communication blocks (SCBs) with reconfigurable I²C, SPI, or UART functionality

Clocks and Oscillators

Integrated oscillator eliminating the need for external clock

Power

- VSYS(2.7 V-5.5 V)
- VBUS (4.0 V-21.5 V)
- 2x Integrated dual-output gate drivers for external VBUS FET switch control
- Independent supply voltage pin for GPIO that allows 1.71 V to 5.5 V signaling on the I/Os
- Reset: 30 µA, Deep Sleep: 30 µA, Sleep: 3.5 mA

System-Level ESD Protection


- On CC, SBU, USBDP, USBDM, and VBUS pins
- ±8-kV Contact Discharge and ±15-kV Air Gap Discharge based on IEC61000-4-2 level 4C

Packages

- 40-pin QFN
- Supports industrial temperature range (-40 °C to +105 °C)



Block Diagram





Contents

Development Support	6
Documentation	6
Online	6
Tools	6
ModusToolbox [®] IDE and the PMG1 SDK	
Functional Overview	
CPU and Memory Subsystem	8
Crypto Block	8
Integrated Billboard Device	8
USB-PD Subsystem (USBPD SS)	8
Full-Speed USB Subsystem	9
Peripherals	9
GPIO	
Power Systems Overview	10
Pinouts	11
Application Diagrams	14
Electrical Specifications	17
Absolute Maximum Ratings	17
Device-Level Specifications	18
Digital Peripherals	
System Resources	22

Ordering Information	28
Ordering Code Definitions	28
Packaging	29
Acronyms	30
Document Conventions	31
Units of Measure	31
Document History Page	32
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	33
Products	33
PSoC® Solutions	33
Cypress Developer Community	33
Technical Support	33



Development Support

The PMG1 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/products/ez-pd-pmg1 to find out more.

Documentation

A suite of documentation supports the PMG1 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using ModusToolbox[®] (MTB). The software user guide shows you how MTB build process works in detail, how to use source control with MTB, and much more.

Component Datasheets: The flexibility of PMG1 allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all the information needed to select and use a particular component, including functional description, API documentation, example codes, and AC/DC specifications.

Application Notes: This includes the Getting Started application note and the Hardware Design Guidelines.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PMG1 device, including a complete description of all PMG1 registers. The TRM is available in the Documentation section at www.cypress.com/products/ez-pd-pmg1.

Online

In addition to print documentation, the Cypress PMG1 forums connect you with fellow users and experts in PMG1 from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PMG1 family is part of a development tool ecosystem.

Visit us at https://www.cypress.com/products/modustoolbox-software-environment for the latest information on the revolutionary, easy to use ModusToolbox IDE, supported third party compilers, programmers, debuggers, and development kits.



ModusToolbox™ IDE and the PMG1 SDK

ModusToolbox is an Eclipse-based development environment on Windows, macOS, and Linux platforms that includes the ModusToolbox IDE and the PMG1 SDK. The ModusToolbox IDE brings together several device resources, middleware, and firmware to build an application. Using ModusToolbox, you can enable and configure device resources and middleware libraries, write C/C++/assembly source code, and program and debug the device.

The PMG1 SDK is the software development kit for the PMG1 MCU. The SDK makes it easier to develop firmware for supported devices without the need to understand the intricacies of the device resources.

For additional details on using the ModusToolbox, refer to the Getting Started with PMG1 MCU on ModusToolbox application note and the documentation and help integrated into ModusToolbox. As Figure 2 shows, with the ModusToolbox IDE, you can:

- 1. Create a new application based on a list of template applications, filtered by kit or device, or browse the collection of code examples online.
- 2. Configure device resources in Device Configurator to build your hardware system design in the workspace.
- 3. Add software components or middleware.
- 4. Develop your application firmware.

	G Project _ + V Debug - Registers A Peripher	File [dit Vere 164] Perchandt Perc System Perchand Cluste	Serial Communication Block (SCB 1 (CHSP, UAR) - Recomment
Şettirgi tidiş	8 🕷	OF DESCRIPTION	Inter The test. If U
Application(s) Red Path: CyUlers/News/Transport/Information		A Record Namely Amounty	Name West
peerst	A set and a set	* Consultation	Percentered Description Ore Reportion Help Date: UMIL (201) Description
Template Application * New Application Name *	> as images	Serial Communication Block (SCB) 0 (10.1)	* fatural
CapSense MSCv3 Simulation Platform CCG demo	 Bibs 	and a second s	() Can Made
Imply PicCA App	> 😂 src	USE-C Power Delivery 8 what 8	(7) Read Rate (Spri) 1153/80
GPD Interrupt Helio Warks	> 😜 utils	+ Spine	Demanule 16
IQC Master LisQC Slave IQC Slave Uning Callbacks	a config.h	(2)	(1) Bit Order LSB First
Periodic Intercept Using ICPWM	> in main.c	(2)	(1) Data Width B bits
PAG1 Hell West	Maketile		(1) Party Nove
Preser Modes	II makefile.init	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(2) Stag Bits 134
SPI Marker SPI State	B README.md	 Configure Device 	English Filter
UMIT Target and Reside	,	Resources	tratle (N node The Control
Select one or more templete applications to proceed with the new project crustee process. Application process	Quick P., - Variables N Express Breakp	nesources	(2) Enable Rose Careful
Applications of	W QUCK P. Vanabas 's Express. * Breakp.		e la constante
Code Examples		Kibrary Manager 1.30	
	Search Online for Code Examples	· · · · · · · · · · · · · · · · · · ·	
Online	Search Online for Libraries and BSPs	Satings Help	
Caller Control of the	Refresh Quick Panel	Directory: C:/Users/Public/mtw/PMG1_USBPD_Sink	Browse
imaine =	PMG1_USBPD_Sink (PMG1-CY7110)	Project: C:/Users/Public/mtw/PMG1_USBPD_Sink	
-int main(void)	+ Launches	Active BSP: PMG1-CY7110	
cy_rslt_t result; cy_stc_scb_wart_context_t CYBSP_WART_context; (4)	* Tools	Enter filter text	8
	Library Manager 1.30		
<pre>/* Initialize the device and board peripherals */ result * cybsp_init();</pre>	Device Configurator 2.20	BSPs Libraries	
Desired an effective and	Device Configurator 2.20	Name * Shared Version	
/* Board init failed. Stop program execution */ Develop FirmWare if (result 1= CY_RSLT_SUCCESS)		Abstraction Layers	
{ CY_ASSERT(CY_ASSERT_FAILED);	DEV	Abstraction cayers Base Libraries	(3)
<pre>ct_assex((ct_assexi_rated); }</pre>		Board Utils	
/* Configure and enable the UART peripheral */		MCU Middleware	
Cy_SCB_UART_Init(CYBSP_UART_HW, &CYBSP_UART_config, &CYBSP_UART_context);		dib-support Latest 1.X release	Add Software
Cy_SCB_UART_Enable(CYBSP_UART_MW);		freertos Latest 10.X release	
/* Enable global interrupts */		PSoC 4 Base Libraries	Components/Middleware
enable_irq();		* PSoC 4 Middleware	
<pre>/* Send a string over serial terminal */ Cy_SCB_UART_PUTString(CYBSP_UART_PW, "Hello world(r\n");</pre>		✓ pdstack ✓ Development build	
for(;;)			
/* Toggle the user LED state */ Cy_OPIO_Inv(CYESP_FW_LED_PORT, CYESP_FW_LED_PIN);			_!
		Checking if remote manifest is accessible	
		Getting manifests from remote server	
		Paux d. C. Alexan Blance. Thermonolitha Reason, new Lance Apple a Reve Income Fact Inc.	•
			Update Close

Figure 2. ModusToolbox IDE Resources and Middleware





Functional Overview

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in PMG1-S2 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PMG1-S2 has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PMG1-S2 device has a flash module with two banks of 64 KB flash, a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 1 wait-state (WS) access time at 48 MHz and with 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

Crypto Block

PMG1-S2 integrates a crypto block for hardware assisted authentication of firmware images. It also supports field upgradeability of firmware in a trusted ecosystem. The PMG1-S2 Crypto block provides cryptography functionality. It includes hardware acceleration blocks for Advanced Encryption Standard (AES) block cipher, Secure Hash Algorithm (SHA-1 and SHA-2), Cyclic Redundancy Check (CRC) and pseudo random number generation.

Integrated Billboard Device

PMG1-S2 integrates a complete full speed USB 2.0 device controller capable of functioning as a Billboard class device. The USB 2.0 device controller can also support other device classes.

USB-PD Subsystem (USBPD SS)

The USB-PD subsystem contains all of the blocks related to USB Type-C and Power Delivery. The subsystem consists of the following:

- Biphase Marked Coding (BMC) PHY: USB-PD Transceiver with Fast Role Swap (FRS) transmit and detect
- VCONN power FETs for the CC lines
- Analog Crossbar to switch between the SBU1/SBU2 and AUX_P/AUX_N pins
- Programmable pull-up and pull-down termination on the AUX_P/AUX_N pins
- Hot Plug Detect (HPD) processor
- VBUS_C regulator (20V LDO)
- Power switch between VSYS supply and VBUS_C regulator output
- VBUS_C overvoltage (OV) and undervoltage (UV) detectors
- Current sense amplifier (CSA) for overcurrent detection
- Gate Drivers for VBUS_P and VBUS_C external Power FETs
- VBUS_C discharge switch
- Charger Detection/Emulation for USB BC1.2 and other proprietary protocols
- Two instances of 8-bit SAR ADCs
- 8-kV IEC ESD Protection on the following pins: VBUS_C, CC1, CC2, SBU1, SBU2, USBDP, USBDM

The PMG1-S2 USB-PD subsystem interfaces to the pins of a USB Type-C connector. It includes a USB Type-C baseband transceiver and physical-layer logic. This transceiver performs the BMC and the 4b/5b encoding and decoding functions as well as integrating the 1.2-V analog front end (AFE). This subsystem integrates the required terminations to identify the role of the PMG1-S2 device, including R_P and R_D for UFP/DFP roles. It also integrates power FETs for supplying VCONN power to the CC1/CC2 pins from the VCONN_Source pin. The analog crossbar enables connecting either of the SBU1/SBU2 pins to either of the AUX_P/AUX_N pins to support DisplayPort sideband signaling. The integrated HPD processor can be used to control or monitor the HPD signal of a DisplayPort source or sink.



The Overvoltage/Undervoltage (OV/UV) block monitors the VBUS_C supply for programmable overvoltage and undervoltage conditions. The CSA amplifies the voltage across an external sense resistor, which is proportional to the current being drawn from the external DC-DC VBUS supply converter. The CSA output can either be measured with an ADC or configured to detect an overcurrent condition. The VBUS_P and VBUS C gate drivers control the gates of external power FETs for the VBUS_C and VBUS_P supplies. The gate drivers can be configured to support both P and N type external power FETs. The gate drivers are configured by default for nFET devices. In applications using pFETs, the gate drivers must be appropriately configured. The OV/UV and CSA blocks can generate interrupts to automatically turn off the power FETs for the programmed overvoltage and overcurrent conditions. The VBUS C discharge switch allows for discharging the VBUS_C line through an external resistor.

The USB-PD subsystem also contains two 8-bit 125 ksps Successive Approximation Register (SAR) ADCs for analog to digital conversions. The voltage reference for the ADCs is generated from the VDDD supply. Each ADC includes an 8-bit DAC and a comparator. The DAC output forms the positive input of the comparator. The negative input of the comparator is from a 4-input multiplexer. The four inputs of the multiplexer are a pair of global analog multiplex busses, an internal bandgap voltage and an internal voltage proportional to the absolute temperature. Each GPIO pin can be connected to the global Analog Multiplex Busses through a switch, which allows either ADC to sample the pin voltage. When sensing the GPIO pin voltage with an ADC, the pin voltage must not exceed the VDDIO supply value.

Full-Speed USB Subsystem

The FSUSB subsystem contains a full-speed USB device controller as described in the Integrated Billboard Device section.

Peripherals

Serial Communication Blocks (SCB)

PMG1-S2 has four SCBs, which can be configured to implement an I^2C , SPI, or UART interface. The hardware I^2C blocks implement full multi-master and slave interfaces capable of multimaster arbitration. In the SPI mode, the SCB blocks can be configured to act as master or slave.

In the I^2C mode, the SCB blocks are capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and have flexible buffering options to reduce interrupt overhead and latency for the CPU. These blocks also support I^2C that creates a mailbox address range in the memory of PMG1-S2 and effectively reduce I^2C communication to reading from and writing to an array in memory. In addition, the blocks support 128-deep FIFOs for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduce the need for clock stretching caused by the CPU not having read data on time.

The I^2C peripherals are compatible with the I^2C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I^2C -bus specification and user manual (UM10204).

The I²C bus I/Os are implemented with GPIO in open-drain modes.

The I^2C port on SCB 1-3 blocks of PMG1-S2 are not completely compliant with the I^2C specification in the following aspects:

- The GPIO cells for SCB 1's I²C port are not overvoltage-tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.
- Fast-mode Plus has an I_{OL} specification of 20 mA at a V_{OL} of 0.4 V. The GPIO cells can sink a maximum of 8-mA I_{OL} with a V_{OI} maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the bus load.

Timer/Counter/PWM Block (TCPWM)

PMG1-S2 has four TCPWM blocks. Each implements a 16-bit timer, counter, pulse-width modulator (PWM), and quadrature decoder functionality.

GPIO

PMG1-S2 has up to 20 GPIOs (these GPIOs can be configured for GPIOs, SCB, SBU, and Aux signals) and SWD pins, which can also be used as GPIOs. The I^2C pins from SCB 0 are overvoltage-tolerant.

The GPIO block implements the following:

- Seven drive strength modes:
 - Input only
 - Weak pull-up with strong pull-down
 - □ Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - □ Open drain with strong pull-up
 - □ Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode)
- Selectable slew rates for dV/dt related noise control to improve EMI

During power-on and reset, the I/O pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.



Power Systems Overview

Figure 3 shows an overview of the PMG1-S2 power system requirement. PMG1-S2 shall be able to operate from two possible external supply sources VBUS (4.0 V-21.5 V) or VSYS (2.7 V-5.5 V). The VBUS supply is regulated inside the chip with a low-dropout regulator (LDO) down to 3.3-V level. The chip's internal VDDD rail is intelligently switched between the output of the VBUS regulator and unregulated VSYS. The switched supply, VDDD is either used directly inside some analog blocks or further regulated down to VCCD which powers majority of the

core using regulators. Besides Reset mode, PMG1-S2 has three different power modes: Active, Sleep and Deep Sleep, transitions between which are managed by the Power System. A separate power domain VDDIO is provided for the GPIOs. The VDDD and VCCD pins, both the output of regulators are brought out for connecting a 1- μ F capacitor for the regulator stability only. These pins are not supported as power supplies. When PMG1-S2 is powered from VSYS that is greater than 3.3 V, the dedicated USB regulator allows USB operation.




Figure 3. PMG1-S2 Power System Block Diagram

Table 2. PMG1-S2 Power Modes

Mode	Description
RESET	Power is Valid and XRES is not asserted. An internal reset source is asserted or SleepController is sequencing the system out of reset.
ACTIVE	Power is Valid and CPU is executing instructions.
SLEEP	Power is Valid and CPU is not executing instructions. All logic that is not operating is clock gated to save power.
DEEP SLEEP	Main regulator and most hard-IP are shut off. Deep Sleep regulator powers logic, but only low-frequency clock is available.





Pinouts

Table 3. PMG1-S2 Pin Description for CYPM1211-40LQXI

Group	40-pin QFN	Pin Name	Description			
	7	P1.0/UART_2_TX/SPI_2_MISO	GPIO/UART_2_TX/SPI_2_MISO			
	8	P1.1/UART_2_RX/SPI_2_SEL	GPIO/UART_2_RX/SPI_2_SEL			
	9	P1.2/UART_0_RX/ UART_3_CTS/SPI_3_MOSI/ I2C_3_SCL	GPIO/UART_0_RX/UART_3_CTS/SPI_3_MOSI/I2C_3_SCL			
	10	P1.3/UART_0_TX/ UART_3_RTS/SPI_3_CLK/ I2C_3_SDA	GPIO/UART_0_TX/UART_3_RTS/SPI_3_CLK/I2C_3_SDA			
	11	P1.6/AUX_P/UART_1_TX/ SPI_1_MISO	DisplayPort AUX_P signal/GPIO/UART_1_TX/SPI_1_MISO			
	12	P1.4/SBU1/UART_3_TX/ SPI_3_MISO	USB Type-C SBU1 signal/GPIO/UART_3_TX/SPI_3_MISO			
	13	P1.5/SBU2/UART_3_RX/ SPI_3_SEL	USB Type-C SBU2 signal/GPIO/UART_3_RX/SPI_3_SEL			
	14	P1.7/AUX_N/UART_1_RX/ SPI_1_SEL	DisplayPort AUX_N signal/GPIO/UART_1_RX/SPI_1_SEL			
	15	P2.0/SWD_IO/UART_1_CTS/ SPI_1_CLK/I2C_1_SCL	GPIO / SWD_IO/UART_1_CTS/SPI_1_CLK/ I2C_1_SCL			
GPIOs and Serial	16	P2.1/SWD_CLK/UART_1_RTS/ SPI_1_MOSI/I2C_1_SDA	GPIO/SWD_CLK/ UART_1_RTS/SPI_1_MOSI/ I2C_1_SDA			
Interface	23	P2.4	GPIO			
	24	P2.5/UART_0_TX/SPI_0_MOSI	GPIO/UART_0_TX/SPI_0_MOSI			
	25	P2.6/UART_0_RX/SPI_0_CLK	GPIO/UART_0_RX/SPI_0_CLK			
	27	P0.0/GPIO_OVT/ UART_0_CTS/ SPI_0_SEL/I2C_0_SDA	P0.0/GPIO_OVT/UART_0_CTS/SPI_0_SEL/I2C_0_SDA/TCPWM_line _0			
	28	P0.1/GPIO_OVT/ UART_0_RTS/SPI_0_MISO/ I2C_0_SCL	P0.1/GPIO_OVT/UART_0_RTS/SPI_0_MISO/ I2C_0_SCL/TCPWM_line_1			
	34	P3.2	GPIO/TCPWM_line_0			
	35	P3.3	GPIO/TCPWM_line_1			
	36	P3.4/ UART_2_CTS/SPI_2_MOSI/ I2C_2_SDA	GPIO/UART_2_CTS/SPI_2_MOSI/I2C_2_SDA/TCPWM_line_2			
	37	P3.5/ UART_2_RTS/SPI_2_CLK/ I2C_2_SCL	GPIO/UART_2_RTS/SPI_2_CLK/I2C_2_SCL/TCPWM_line_3			
	38	P3.6	GPIO			
USB FS	21	USBDP	USB 2.0 DP			
	22	USBDM	USB 2.0 DM			
USB	3	CC2	USB PD connector detect/Configuration Channel 2			
Туре-С	5	CC1	USB PD connector detect/Configuration Channel 1			





Creation		Dia Nome	Description
Group	40-pin QFN	Pin Name	Description
	1	VBUS_P_CTRL1	VBUS Gate Driver Control 1 for Producer Switch
	2	VBUS_P_CTRL0	VBUS Gate Driver Control 0 for Producer Switch
VBUS	29	VBUS_C_CTRL1	VBUS Gate Driver Control 1 for Consumer Switch
	30	VBUS_C_CTRL0	VBUS Gate Driver Control 0 for Consumer Switch
	32	VBUS_DISCHARGE	VBUS Discharge Control output
VBUS	39	CSN	Current Sense Negative Input
OCP/SCP/ RCP	40	CSP/VBUS_P	VBUS producer input. Connect this pin to a higher potential compared to CSN pin.
Reset	26	XRES	External Reset Input. Internally pulled-up to VDDIO.
	4	VCONN_Source	Input Supply Voltage for VCONN FETs VCON_Source = 5.0 V–5.5 V to supply VCONN > 4.75 V @ 1.5W VCONN_Source = 3.5 V – 5.5 V to supply VCONN > 3.00 V @ 1W
	17	VDDD	VDDD supply Input / Output (2.7 V–5.5 V)
Power	18	VDDIO	1.71 V–5.5 V supply for I/Os. This supply also powers the global analog multiplex buses.
	19	VCCD	1.8-V regulator output for filter capacitor
	20	VSYS	System power supply (2.7 V–5.5 V)
	31	VBUS	VBUS Input
GND	33	VSS	Ground Supply (GND)
GND	EPAD	VSS	Ground Supply (GND)
NC	6	NC	Not connected


Table 3. PMG1-S2 Pin Description for CYPM1211-40LQXI (continued)

Table 4. SCBs and their Functionality

Port	40-pin QFN		SCB Function	
Pin	Pin #	UART	SPI	I2C
P0.0	27	UART_0_CTS	SPI_0_SEL	I2C_0_SDA
P0.1	28	UART_0_RTS	SPI_0_MISO	I2C_0_SCL
P1.0	7	UART_2_TX	SPI_2_MISO	-
P1.1	8	UART_2_RX	SPI_2_SEL	-
P1.2	9	UART_0_RX UART_3_CTS	SPI_3_MOSI	I2C_3_SCL
P1.3	10	UART_0_TX UART_3_RTS	SPI_3_CLK	I2C_3_SDA
P1.4	12	UART_3_TX	SPI_3_MISO	-
P1.5	13	UART_3_RX	SPI_3_SEL	-
P1.6	11	UART_1_TX	SPI_1_MISO	-
P1.7	14	UART_1_RX	SPI_1_SEL	-
P2.0	15	UART_1_CTS	SPI_1_CLK	I2C_1_SCL
P2.1	16	UART_1_RTS	SPI_1_MOSI	I2C_1_SDA
P2.5	24	UART_0_TX	SPI_0_MOSI	-
P2.6	25	UART_0_RX	SPI_0_CLK	-
P3.4	36	UART_2_CTS	SPI_2_MOSI	I2C_2_SDA



Table 4. SCBs and their Functionality





Application Diagrams

Figure 5 shows a Power Sink application using PMG1-S2. In this application, the Type-C receptacle is used for consuming power. The PMG1-S2 device negotiates power contracts with the source device connected to the Type-C receptacle. The device also controls and drives the consumer path FETs and monitors overvoltage/undervoltage conditions on the Type-C VBUS line.




Figure 5. PMG1-S2 based Sink Application Diagram



Figure 6 illustrates the application diagram of a Power Source using PMG1-S2 device. In this application, PMG1-S2 is used as DFP (power provider) only. The maximum power profile that can be supported in power source applications is up to 20 V, 100 W. PMG1-S2 can drive both types of FETs and the state of GPIO P1.0 (floating or grounded) indicates the type of FET (N-MOS or P-MOS FET) being used in the power provider path. To ensure quick discharge of VBUS when the power adapter cable is detached, a discharge path is provided with a resistor connected to the VBUS_DISCHARGE pin of the PMG1-S2 device.

The VBUS voltage on the Type-C port is monitored using internal

circuits to detect under-voltage and overvoltage conditions.

VBUS overcurrent can also be detected by sensing the current through the 10-m Ω sense resistor connected between "CSN" and "CSP/VBUS_P" pins. Any of these faults on the VBUS line can further be used to turn off the VBUS provider path using the provider path FETs which are controlled by high-voltage gate driver outputs (VBUS_P_CTRL0 and VBUS_P_CTRL1 pins).

The PMG1-S2 device is also capable of supporting proprietary charging protocols over the D+ and D- lines of the Type-C receptacle. By providing a 5-V source at the VCONN_Source pin of the PMG1-S2 device, the device also becomes capable of delivering VCONN supply over either the CC1 or CC2 pins of the Type-C connector.




Figure 6. PMG1-S2 based Source Application Diagram

Figure 7 illustrates a DRP application diagram using PMG1-S2 device. The Type-C port can be used as a power provider or a power consumer.




Figure 7. PMG1-S2 based DRP Application Diagram



Electrical Specifications

Absolute Maximum Ratings

Table 5. Absolute Maximum Ratings^[1]

Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
V _{SYS_MAX}	Digital supply relative to V_{SS}	-	-	6	V ^[2]	
V _{CONN_SOURCE_MAX}	Max supply voltage relative to V_{SS}	-	_	6	V	
V _{BUS_MAX_ON}	Max supply voltage relative to $V_{SS}, \ V_{BUS}$ regulator enabled	_	_	26	V	
N	Max supply voltage relative to V_{SS}, V_{BUS} regulator enabled 100% of the time	_	_	24.5	V	
V _{BUS_MAX_OFF}	Max supply voltage relative to V_{SS}, V_{BUS} regulator enabled 25% of the time	-	_	26	V	Absolute max
V _{DDIO_MAX}	Max supply voltage relative to V_{SS}	-	—	6	V	
V _{GPIO_ABS}	GPIO voltage	-0.5 ^[3]	_	V _{DDIO} + 0.5	V	
V _{GPIO_OVT_ABS}	OVT GPIO voltage	-0.5	_	6	V	
I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25	mA	
V _{CC_ABS}	Max voltage on CC1 and CC2 pins	-	_	6	V	
I _{GPIO_INJECTION}	GPIO injection current, Max for V _{IH} > VDDD, and Min for V _{IL} < V _{SS}	-0.5	-	0.5	mA	Absolute max, current injected per pin
ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	-
ESD_CDM	Electrostatic discharge charged device model	500	_	-	V	-
LU	Pin current for latch-up	-100	-	100	mA	Tested at 125 °C
ESD_IEC_CON	Electrostatic discharge IEC61000-4-2	8000	_	-	V	Contact discharge on CC1, CC2, VBUS, USBDP, USBDM, SBU1 and SBU2 pins
ESD_IEC_AIR	Electrostatic discharge IEC61000-4-2	15000	_	-	V	Air discharge for CC1, CC2, VBUS, USBDP, USBDM, SBU1 and SBU2 pins

Notes

- Usage above the absolute maximum conditions listed in Table 5 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.
- 2. All voltages are relative to Ground unless otherwise specified.

3. In a system, if the negative spike exceeds the minimum voltage specified here, it is recommended to add Schottky diode to clamp the negative spike.



Device-Level Specifications

All specifications are valid for –40 $^\circ C \leq T_A \leq$ 105 $^\circ C$ and $T_J \leq$ 120 $^\circ C,$ except where noted.

Table 6. DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.PWR#1	VSYS	_	2.7	-	5.5	V	UFP Mode.
SID.PWR#1_A	VSYS	-	3	—	5.5	V	DFP/DRP or Gate Driver Modes
SID.PWR#23	VCONN	Power Supply Input Voltage	2.7	-	5.5	V	-
SID.PWR#13	VDDIO	IO Supply Voltage	1.71	—	5.5 ^[4]	V	2.7V < VDDD < 5.5 V
SID.PWR24	VCCD	Output Voltage for core Logic	-	1.8	-	V	-
SID.PWR#4	IDD	Supply current	_	25	_	mA	From VSYS or VBUS VBUS = 5V, $T_A = 25 \degree C / VSYS = 5 V$, TA = 25 $\degree C$ FS USB, CC IO in Tx or Rx, no I/O sourcing current, 2 SCBs at 1 Mbps, CPU at 24 MHz.
SID.PWR#1_B	VSYS	Power supply for USB operation	4.5	-	5.5	V	USB configured, USB Regulator enabled
SID.PWR#1_C	VSYS	Power supply for USB operation	3.15	-	3.45	V	USB configured, USB Regulator disabled
SID.PWR#1_D	VSYS	Power supply for charger detect/emulation operation	3.15	-	5.5	V	–40 °C to +85 °C T _A
SID.PWR#27	VBUS	Power supply input voltage	3.5	-	21.5	V	FS USB disabled. Total current consumption from VBUS <15 mA.
SID.PwR#28	VBUS	Power supply input voltage for USB operation	4.5	_	21.5	V	FS USB configured, USB Regulator disabled
SID.PWR#30	VBUS_P	Power supply input voltage	4.00	-	21.5	V	
SID.PWR#15	C _{efc}	External regulator voltage bypass for VCCD	1	1.3	1.6	μF	X5R ceramic or better
SID.PWR#16	C _{exc}	Power supply decoupling capacitor for VSYS	0.8	1	_		X5R ceramic or better
Sleep Mode. VS	YS = 2.7 V to	o 5.5 V. Typical values me	asured	at V _{DD}	, = 3.3 \	/ and T	A = 25 °C.
SID25A	I _{DD20A}	CC, I ² C, WDT wakeup on. IMO at 48 MHz.	μ	3.5	_	mA	VSYS = 3.3 V, T _A = 25 °C, All blocks except CPU are on, CC IO on, USB in Suspend Mode, no I/O sourcing current
Deep Sleep Mod	le						
SID_DS	I _{DD_DS}	VSYS = 3.0 to 3.6 V. CC Attach, I ² C, WDT Wakeup on.	_	30	_	μ A	Power Source = VSYS, DFP Mode, Type-C Not Attached. CC Attach, I ² C and WDT enabled for Wakeup.
XRES Current							
SID307	I _{DD_XR}	Supply current while XRES asserted. This does not include current drawn due to the XRES internal pull-up resistor.	_	30	-	μ A	Power Source = VSYS = 3.3 V, Type-C device not attached, T _A = 25 °C

Note

4. If VDDIO > VDDD, GPIO P2.4 cannot be used. It must be left unconnected. See Table 3 for pin numbers.



Table 7. AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.CLK#4	F _{CPU}	CPU input frequency	DC	-	48	MHz	All VDDD
SID.PWR#20	T _{SLEEP}	Wakeup from sleep mode	-	0	-	μs	_
SID.PWR#21	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	-	35	μs	-
SID.XRES#5	T _{XRES}	External reset pulse width	5	-	-	μs	All VDDIO
SYS.FES#1	T_ _{PWR_RDY}	Power-up to "Ready to accept I ² C/CC command"	-	5	25	ms	_

I/O

Table 8. I/O DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.GIO#37	V _{IH_CMOS}	Input voltage HIGH threshold	0.7 × VDDIO	_	-	V	CMOS input
SID.GIO#38	V _{IL_CMOS}	Input voltage LOW threshold	-	_	0.3 × VDDIO	V	CMOS input
SID.GIO#39	VIH_VDDIO2.7-	LVTTL input, VDDIO < 2.7 V	0.7× VDDIO	_	-	V	-
SID.GIO#40	VIL_VDDIO2.7-	LVTTL input, VDDIO < 2.7 V	_	_	0.3 × VDDIO	V	-
SID.GIO#41	VIH_VDDIO2.7+	LVTTL input, VDDIO \ge 2.7 V	2.0	_	-	V	-
SID.GIO#42	V _{IL_VDDIO2.7+}	LVTTL input, VDDIO \ge 2.7 V	_	_	0.8	V	-
SID.GIO#33	V _{OH_3V}	Output voltage HIGH level	VDDIO –0.6	_	-	V	I _{OH} = 4 mA at 3V VDDIO
SID.GIO#34	V _{OH_1.8V}	Output voltage HIGH level	VDDIO –0.5	_	-	V	I _{OH} = 1 mA at 1.8V VDDIO
SID.GIO#35	V _{OL_1.8V}	Output voltage LOW level	_	_	0.6	V	I _{OL} = 4 mA at 1.8V VDDIO
SID.GIO#36	V _{OL_3V}	Output voltage LOW level	_	_	0.6	V	I _{OL} = 4 mA at 3V VDDIO for SBU and AUX pins
SID.GIO#5	R _{PU}	Pull-up resistor value	3.5	5.6	8.5	kΩ	+25 °C T _A , all VDDIO
SID.GIO#6	R _{PD}	Pull-down resistor value	3.5	5.6	8.5	kΩ	+25 °C T _A , all VDDIO
SID.GIO#16	I _{IL}	Input leakage current (absolute value)	-	_	2	nA	+25 °C T _A , all VDDIO. Guaranteed by characterization.
SID.GIO#17	C _{PIN}	Max pin capacitance	-	3.0	7	pF	All VDDIO, all packages, all I/Os except SBU and AUX. Guaranteed by characterization.
SID.GIO#17A	C _{PIN_SBU}	Max pin capacitance	-	16	18	pF	All VDDIO, all packages, SBU pins only. Guaranteed by characterization.
SID.GIO#17B	C _{PIN_AUX}	Max pin capacitance	-	12	14	pF	All VDDIO, all packages, AUX pins only. Guaranteed by characterization.
SID.GIO#43	V _{HYSTTL}	Input hysteresis, LVTTL VDDIO > 2.7 V	15	40	-	mV	Guaranteed by characterization
SID.GIO#44	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × VDDIO	_	_	mV	VDDIO < 4.5 V. Guaranteed by characteri- zation.
SID69	IDIODE	Current through protection diode to VDDIO/Vss	-	-	100	μ A	Guaranteed by characteri- zation
SID.GIO#45	I _{TOT_GPIO}	Maximum total sink chip current	-	_	85	mA	Guaranteed by characteri- zation



Table 8. I/O DC Specifications (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
Οντ							
SID.GIO#46		Input current when Pad > VDDIO for OVT inputs	-	-	10.00	μA	Per I ² C specification

Table 9. I/O AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID70	T _{RISEF}	Rise time in Fast Strong mode	2	-	12	ns	3.3 V VDDIO, C _{load} = 25 pF
SID71	T _{FALLF}	Fall time in Fast Strong mode	2	-	12	ns	3.3 V VDDIO, C _{load} = 25 pF

XRES

Table 10. XRES DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.XRES#1	V _{IH_XRES}	Input voltage HIGH threshold on XRES pin	0.7 × VDDIO	-	-	V	CMOS input
SID.XRES#2	V _{IL_XRES}	Input voltage LOW threshold on XRES pin	-	-	0.3 × VDDIO	V	CMOS input
SID.XRES#3	C _{IN_XRES}	Input capacitance on XRES pin	-	-	7	pF	Guaranteed by charac- terization
SID.XRES#4	V _{HYSXRES}	Input voltage hysteresis on XRES pin	_	0.05 × VDDIO	_	mV	Guaranteed by charac- terization

Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Pulse Width Modulation (PWM) for GPIO Pins

Table 11. PWM AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.3	T _{CPWMFREQ}	Operating frequency	-	-	Fc	MHz	Fc max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	T _{PWMENEXT}	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events
SID.TCPWM.5	T _{PWMEXT}	Output trigger pulse width	2/Fc	Ι	Ι	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T _{CRES}	Resolution of counter	1/Fc	-	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	-	-	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_	ns	Minimum pulse width between quadrature-phase inputs



βĈ

Table 12. Fixed I²C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	60	μ A	-
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	185	μ A	-
SID151	I _{I2C3}	Block current consumption at 1 Mbps	-	-	390	μ A	-
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	-	-	1.4	μ A	-

Table 13. Fixed I²C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	Ι	1	1	Mbps	_

Table 14. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kb/s	_	-	125	μΑ	-
SID161	I _{UART2}	Block current consumption at 1000 Kb/s	-	-	312	μA	_

Table 15. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	-	-	1	Mbps	_

Table 16. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID163	I _{SPI1}	Block current consumption at 1 Mb/s	-	-	360	μA	-
SID164	I _{SPI2}	Block current consumption at 4 Mb/s	-	-	560	μA	-
SID165	I _{SPI3}	Block current consumption at 8 Mb/s	-	-	600	μA	-

Table 17. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	Len	SPI Operating frequency (Master; 6X oversampling)	_	-	8	MHz	-

Table 18. Fixed SPI Master Mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID167	T _{DMO}	MOSI Valid after SClock driving edge	-	-	15	ns	-
SID168	T _{DSI}	MISO Valid before SClock capturing edge	20	Ι	_	ne	Full clock, late MISO sampling
SID169	т _{нмо}	Previous MOSI data hold time	0	I	_	ns	Referred to slave capturing edge



Table 19. Fixed SPI Slave Mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	T _{DMI}	MOSI Valid before Sclock capturing edge	40	-	_	ns	_
SID171	T _{DSO}	MISO Valid after Sclock driving edge	-	-	42 + 3 × T _{CPU}	ns	T _{CPU} = 1/F _{CPU}
SID171A	T _{DSO_EXT}	MISO Valid after Sclock driving edge in Ext Clk mode	_	-	48	ns	-
SID172	T _{HSO}	Previous MISO data hold time	0	_	-	ns	-
SID172A	T _{SSELSCK}	SSEL Valid to first SCK Valid edge	100	-	_	ns	_

System Resources

Power-on-Reset (POR) with Brown Out SWD Interface

Table 20. Imprecise Power On Reset (PRES) (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID185	V _{RISEIPOR}	Power-on Reset (POR) rising trip voltage	0.80	-	1.50	V	-
SID186	V _{FALLIPOR}	POR falling trip voltage	0.70	-	1.4	V	-

Table 21. Precise Power On Reset (POR) (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	Brown-out Detect (BOD) trip voltage in active/sleep modes	1.48	-	1.62	V	_
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep mode	1.1	-	1.5	V	-

Table 22. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.SWD#1	F_SWDCLK1	$3.3 \text{ V} \le \text{VDDIO} \le 5.5 \text{ V}$	_	_	14	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID.SWD#2	F_SWDCLK2	$1.8 \text{ V} \leq \text{VDDIO} \leq 3.3 \text{ V}$	_	_	7	MHz	SWDCLK \leq 1/3 CPU clock frequency
SID.SWD#3	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	_	_	ns	Guaranteed by characterization
SID.SWD#4	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	_	_	ns	Guaranteed by characterization
SID.SWD#5	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.50 × T	ns	Guaranteed by characterization
SID.SWD#6	T_SWDO_HOLD	T = 1/f SWDCLK	1	1	_	ns	Guaranteed by characterization



Internal Main Oscillator

Table 23. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	-	-	1000	μ A	-

Table 24. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.CLK#13	F _{IMOTOL}	Frequency variation at 24, 36, and 48 MHz (trimmed)	-	-	±2	%	–25 °C \leq T _A \leq 85 °C, all VDDD
SID226	T _{STARTIMO}	IMO start-up time	_	_	7	μs	Guaranteed by characterization
SID229	T _{JITRMSIMO2}	RMS jitter at 24 MHz	_	145	-	ps	Guaranteed by characterization
SID.CLK#1	F _{IMO}	IMO frequency	24	1	48	MHz	All VDDD

Internal Low-Speed OscillatorPower Down

Table 25. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID231	I _{ILO1}	I _{LO} operating current	-	0.3	1.05	μA	-
SID233	IILOLEAK	I _{LO} leakage current	-	2	15	nA	-

Table 26. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T _{STARTILO1}	I _{LO} start-up time	-	-	2	me	Guaranteed by characterization
SID238	T _{ILODUTY}	I _{LO} duty cycle	40	50	60	%	Guaranteed by characterization
SID.CLK#5	F _{ILO}	I _{LO} frequency	20	40	80	kHz	-

Table 27. PD DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.PD.1	R _P _std	DFP CC termination for default USB Power	64	80	96	μA	_
SID.PD.2	R _P _1.5A	DFP CC termination for 1.5A power	166	180	194.4	μA	-
SID.PD.3	R _P _3.0A	DFP CC termination for 3.0A power	304	330	356.4	μA	-
SID.PD.4	R _D	UFP CC termination	4.59	5.1	5.61	kΩ	-
SID.PD.5	R _D _DB	UFP Dead Battery CC termination on CC1 and CC2, valid for 1.5A and 3.0A R _P termination values	4.08	5.1	6.12		UFP Dead Battery CC termination on CC1 and CC2. For Default R_P termination, the voltage on CC1 and CC2 is guaranteed to be <1.32 V.
SID.PD.15	V _{gndoffset}	Ground offset tolerated by BMC receiver	-400	_	400	mV	Relative to the remote BMC transmitter. Guaranteed by characterization.



Table 28. CSA Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.CSA.1	Out_E_Trim_15_DS	Overall Error at Av = 15 using deep sleep reference	-7.00	-	7.00	%	Guaranteed by characterization.
SID.CSA.2	Out_E_Trim_15_BG	Overall Error at Av = 15 using bandgap reference	-4.50	_	4.50	%	Guaranteed by characterization.
SID.CSA.3	Out_E_Trim_100	Overall Error at Av = 100 using either bandgap or deep sleep reference	-24.50	_	24.50	%	_

Table 29. UV/OV Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.UVOV.1	V _{THUVOV1}	Voltage threshold Accuracy, $V_{BUS} \leq 16 \text{ V}$	-6		6		Tested at VBUS = 3.75 V, 4.5 V, 5.25 V, 12 V, 16 V
SID.UVOV.2	V _{THUVOV2}	Voltage threshold Accuracy, V _{BUS} > 16 V	-10		10	%	Tested at VBUS = 20 V

Gate Driver Specifications

Table 30. Gate Driver DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
DC.NGDO.1	VGS1	Gate to Source Overdrive	5	_	16.5	V	 Gate driver Supply Voltage ≥ 5V, where Gate driver supply voltage = VBUS _P for VBUS_P_CTRL_outputs, and VBUS_C for VBUS_C_CTRL_outputs. Gate driver current = 0 Gate driver configuration = NFET Gate driver pump clock divider = 1
DC.NGDO.2	VGS2	Gate to Source Overdrive	3.75	_	16.5	V	 Gate driver Supply Voltage ≥ 3.75V, where Gate driver supply voltage = VBUS _P for VBUS_P_CTRL_outputs, and VBUS_C for VBUS_C_CTRL_outputs. Gate driver current = 0 Gate driver configuration = NFET Gate driver pump clock divider = 1
DC.NGDO.6	R _{PD}	Resistance when "pull down" enabled	_	_	5	kΩ	_



Table 31. Gate Driver AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
AC.NGDO.1	T _{ON}	Gate turn-on time to gate_driver_sup- ply_voltage + 5V for supply voltage \geq 5V and VBUS * 2 for supply voltage < 5V	Ι	Ι	1	ms	 Gate driver configuration = NFET Load = The gate of a SI9936 MOSFET

SBU

Table 32. Analog Crossbar Switch Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.SBU.1	Ron_sw	Switch ON Resistance		-	10	Ω	Voltage input from 0 V to 3.6 V
SID.SBU.2	Rpu_aux_1	AUX_P/N Pull-up Resistance – 100k	80	-	120	kΩ	-
SID.SBU.3	Rpu_aux_2	AUX_P/N Pull-up Resistance – 1M		-	1.2	MΩ	-
SID.SBU.4	Rpd_aux_1	AUX_P/N Pull-down Resistance – 100k	80	-	120	kΩ	-
SID.SBU.5	Rpd_aux_2	AUX_P/N Pull-down Resistance – 1M	0.8	-	1.2	MΩ	-
SID.SBU.6	Rpd_aux_3	AUX_P/N Pull-down Resistance – 470k	329	-	611	kΩ	-
SID.SBU.7	Rpd_aux_4	AUX_P/N Pull-down Resistance – 4.7M	3.29	-	6.11	MΩ	_

Charger Detect

Table 33. Charger Detect Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CD.1	VDAT_REF	BC1.2 Data Detect Voltage Threshold	250	-	400	mV	-
SID.CD.2	VDM_SRC	BC1.2 DM Voltage Source	500	-	700	mV	With current sink of 25 μΑ–175 μΑ
SID.CD.3	VDP_SRC	BC1.2 DP Voltage Source	500	-	700	mV	With current sink of 25 μΑ–175 μΑ
SID.CD.4	IDM_SINK	BC1.2 DM Current Sink	25	-	175	μA	-
SID.CD.5	IDP_SINK	BC1.2 DP Current Sink	25	-	175	μA	-
SID.CD.6	IDP_SRC	BC1.2 DP DCD Current Source	7	-	13	μA	-
SID.CD.7	RDP_UP	USB FS DP Pull-up Termination	0.9	-	1.575	kΩ	-
SID.CD.8	RDM_UP	USB FS DM Pull-up Termination	0.9	-	1.575	kΩ	-
SID.CD.9	RDP_DWN	USB FS DP Pull-down Termination	14.25	-	24.8	kΩ	-
SID.CD.10	RDM_DWN	USB FS DM Pull-down Termination	14.25	-	24.8	kΩ	-
SID.CD.11	RDAT_LKG	DP/DM Data Line Leakage Termination	300	_	500	kΩ	The charger detect function and data line leakage is enabled.
SID.CD.12	RDCP_DAT	BC1.2 DCP Port Resistance between DP and DM	_	-	40	Ω	_
SID.CD.13	VSETH	USB FS Logic Threshold	1.26	-	1.54	V	_



Analog to Digital Converter

Table 34. ADC DC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.ADC.1	Resolution	ADC resolution	-	8	_	Bits	_
SID.ADC.2	INL	Integral non-linearity	-1.5	-	1.5	LSB	_
SID.ADC.3	DNL	Differential non-linearity	-2.5	-	2.5	LSB	_
SID.ADC.4	Gain Error	Gain error	-1	-	1	LSB	-

Table 35. ADC AC Specifications (Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.ADC.5	SLEW_Max	Rate of change of sampled voltage signal	_	_	3	V/ms	-

Table 36. VBUS_C Regulator DC Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.20vreg.1	VBUSREG	VBUS regulator output voltage measured at VDDD for VBUS = 4.5 V to 21.5 V	3	_	3.6	V	VBUS = 4.5 V - 21.5 V range. VDDD voltage measured with no load and a load of 30 mA.
SID.20vreg.2	VBUSREG2	VBUS regulator output voltage measured at VDDD for VBUS = 3.5 V to 21.5 V	3	Ι	3.6	V	VBUS = 4.5 V - 21.5 V range. VDDD voltage measured with no load and a load of 15 mA.
SID.20vreg.6	VBUSLINREG	VBUS regulator line regulation for VBUS from 4.5 V to 21.5 V	-	-	0.5	%/V	VBUS supply varied from 4.5 V to 21.5 V and the change in the VDDD measured. Guaranteed by Characterization.
SID.20vreg.8	VBUSLOADREG	VBUS regulator load regulation for VBUS from 4.5 V to 21.5 V	_	_	0.2	%/mA	Supply of 4.5 V - 21.5 V applied on VBUS and the load current swept from 0 to 30 mA. The change in VDDD is measured. Guaranteed by Characterization.

Table 37. VBUS_C Regulator AC Specifications (Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
AC.20vreg.1	T _{START}	Regulator Start-up time	-	-	120		Apply VBUS and measure start time on VDDD pin.
AC.20vreg.2	T _{STOP}	Regulator power down time	-	-	1		Time from assertion of an internal disable signal to for load current on VDDD to decrease from 30 mA to 10 μA.

Table 38. VSYS Switch Specification

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID.vddsw.1		Resistance from VSYS supply input to the output supply VDDD	Ι	Ι	1.5		Measured with a load current of 5 mA - 10 mA on VDDD.



Memory

Table 39. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.MEM#3	FLASH_ERASE	Row erase time	-	Ι	15.5	ms	—
SID.MEM#4	FLASH_WRITE	Row (Block) write time (erase and program)	-	_	20	ms	_
SID.MEM#8	FLASH_ROW_PGM	Row program time after erase	-	-	7	ms	_
SID178	TBULKERASE	Bulk erase time (64k Bytes)	_	_	35	ms	_
SID180	TDEVPROG	Total device program time	_	-	7.5	s	Guaranteed by characterization
SID182	FRET1	Flash retention, T _A ≤ 55 °C, 100 K P/E cycles	20	-	-	years	Guaranteed by characterization
SID182A	FRET2	Flash retention, T _A ≤ 85 °C, 10 K P/E cycles	10	-	-	years	Guaranteed by characterization
SID182B	FRET3	Flash retention, T _A ≤ 105 °C, 10 K P/E cycles	3	_	_	years	Guaranteed by characterization



Ordering Information

Table 40 lists the PMG1-S2 part numbers and features.

Table 40. PMG1-S2 Ordering Information

MPN	Application	Termination Resistor	Role	Package	Si ID
CYPM1211-40LQXI CYPM1211-40LQXIT	DRP applications	R _P ^[6] , R _D ^[5] , R _{D_DB} ^[7]	DRP	40-pin QFN	1D20

Ordering Code Definitions

The part numbers are of the form CYPM1ABC-DEFGHIJ where the fields are defined as follows.

Table 41. PMG1-S2 Ordering Code Definitions

Field	Description	Values	Meaning
CY	Cypress Prefix	CY	Company ID
PM	Marketing Code	PM	PM = Power Delivery MCU family
1	PM Gen 1 family	1	Product Family Generation
A	Family	0	S0
		1	S1
		2	S2
		3	S3
В	PD Ports	1	1-PD Port
		2	2-PD Port
С	Application specific	Х	Application specific
DE	Pin	XX	Number of pins in the package
FG	Package Code	LQ	QFN
		BZ	BGA
		FN	CSP
Н	Lead Free	Х	Lead: X = Pb-free
I	Temperature Range	I	Industrial
J	Only for T&R	Т	Tape and Reel

- Notes
 5. Termination resistor denoting an upstream facing port.
 6. Termination resistor denoting a downstream facing port.
 7. Termination resistor denoting dead battery termination.



Packaging

Table 42. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
т	Operating ambient temperature	Industrial	-40	25	85	°C
'A	Operating ambient temperature	Extended Industrial		23	105	°C
т	Operating junction temperature	Industrial	-40	25	100	°C
۱J		Extended Industrial	-40	20	125	°C
T _{JA}	Package θ_{JA} (40-pin QFN)	_	-	-	17	°C/W
T _{JC}	Package θ_{JC} (40-pin QFN)	_	-	-	2	°C/W


Table 43. Solder Reflow Peak Temperature


Package	Maximum Peak Temperature	Maximum Time within 5 °C of Peak Temperature
40-pin QFN	260 °C	30 seconds

Table 44. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL	
40-pin QFN	MSL 3	

6.00 ±0.10 40 31 1 PIN 1 DOT 10 11 20





NOTES:

1. XXX HATCH AREA IS SOLDERABLE EXPOSED PAD

2. REFERENCE JEDEC # MO-248

3. PACKAGE WEIGHT: 68 ±2 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A

Figure 8. 40-pin QFN Package Outline, 001-80659 TOP VIEW SIDE VIEW



Acronyms

Table 45. Acronyms Used in this Document

Acronym	Description		
ADC	analog-to-digital converter		
AES	advanced encryption standard		
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus		
API	application programming interface		
Arm [®]	advanced RISC machine, a CPU architecture		
BMC	Biphase Mark Code		
CC	configuration channel		
CPU	central processing unit		
CRC	cyclic redundancy check, an error-checking protocol		
CS	current sense		
DFP	downstream facing port		
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.		
DRP	dual role port		
EEPROM	electrically erasable programmable read-only memory		
EMCA	electronically marked cable assembly, a USB cable that includes an IC that reports cable characteristics (e.g., current rating) to the Type-C ports		
EMI	electromagnetic interference		
ESD	electrostatic discharge		
FS	full-speed		
GPIO	general-purpose input/output		
HPD	hot plug detect		
IC	integrated circuit		
IDE	integrated development environment		
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol		
ILO	internal low-speed oscillator, see also IMO		
IMO	internal main oscillator, see also ILO		
IOSS	input/output subsystem		
I/O	input/output, see also GPIO		
LDO	low-dropout regulator		
LVD	low-voltage detect		
LVTTL	low-voltage transistor-transistor logic		
MCU	microcontroller unit		
MMIO	memory mapped input/output		
NC	no connect		
NMI	nonmaskable interrupt		
NVIC	nested vectored interrupt controller		
opamp	operational amplifier		
OCP	overcurrent protection		

Acronym	Description	
OVP	overvoltage protection	
OVT	over voltage tolerant	
PCB	printed circuit board	
PD	power delivery	
PGA	programmable gain amplifier	
PHY	physical layer	
POR	power-on reset	
PRES	precise power-on reset	
PRNG	pseudo random number generation	
PWM	pulse-width modulator	
RAM	random-access memory	
RCP	reverse current protection, supported in Source Configuration only	
RISC	reduced-instruction-set computing	
RMS	root-mean-square	
RTC	real-time clock	
RX	receive	
SAR	successive approximation register	
SCB	serial communication block	
SCL	I ² C serial clock	
SCP	short circuit protection, supported in Source Configuration only	
SDA	I ² C serial data	
S/H	sample and hold	
SHA	secure hash algorithm	
SPI	Serial Peripheral Interface, a communications protocol	
SRAM	static random access memory	
SWD	serial wire debug, a test protocol	
TCPWM	timer/counter pulse-width modulator	
TRNG	true random number generation	
ТХ	transmit	
Туре-С	a new standard with a slimmer USB connector and a reversible cable, capable of sourcing up to 100 W of power	
UART	Universal Asynchronous Transmitter Receiver, a communications protocol	
USB	Universal Serial Bus	
USB PD	USB Power Delivery	
USB-FS	USB Full-Speed	
USBIO	USB input/output, PMG1-S2 pins used to connect to a USB port	
USBPD SS	USB PD subsystem	
UVP	under voltage protection	

vendor defined messages

external reset I/O pin

VDM

XRES

Table 45. Acronyms Used in this Document (continued)



Document Conventions

Units of Measure

Table 46. Units of Measure

Symbol	Unit of Measure	
°C	degrees Celsius	
Hz	hertz	
KB	1024 bytes	
kHz	kilohertz	
kΩ	kilo ohm	
Mbps	megabits per second	
MHz	megahertz	
MΩ	mega-ohm	
Msps	megasamples per second	
μA	microampere	
μF	microfarad	
μs	microsecond	
μV	microvolt	
μW	microwatt	
mA	milliampere	
ms	millisecond	
mV	millivolt	
nA	nanoampere	
ns	nanosecond	
Ω	ohm	
pF	picofarad	
ppm	parts per million	
ps	picosecond	
S	second	
sps	samples per second	
V	volt	



Document History Page

Document Title: PMG1-S2	Datasheet Power Delivery Microcontroller Gen1
Document Number: 002-31	

Document Number. 002-31336				
Revision	ECN	Submission Date	Description of Change	
**	7007675	10/23/2020	New datasheet.	
*A	7080270	02/25/2021	Updated PMG1 Family General Description. Updated ModusToolbox™ IDE and the PMG1 SDK. Updated Application Diagrams. Added footnotes 1, 2, and 3. Removed V _{CONN_MAX} parameter from Table 5.	
*B	7156477	06/11/2021	Removed Preliminary status of the datasheet. Updated Table 3. Updated Acronyms.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Notice regarding compliance with Universal Serial Bus specification. Cypress offers firmware and hardware solutions that are certified to comply with the Universal Serial Bus specification, USB Type-C[™] Cable and Connector Specification, and other specifications of USB Implementers Forum, Inc (USB-IF). You may use Cypress or third party software tools, including sample code, to modify the firmware for Cypress USB products. Modification of such firmware could cause the firmware/hardware combination to no longer comply with the relevant USB-IF specifications. You are solely responsible ensuring the compliance of any modifications you make, and you must follow the compliance requirements of USB-IF before using any USB-IF trademarks or logos in connection with any modifications you make. In addition, if Cypress modifies firmware based on your specifications, then you are responsible for ensuring compliance with any desired standard or specifications as if you had made the modification. CYPRESS IS NOT RESPONSIBLE IN THE EVENT THAT YOU MODIFY OR HAVE MODIFIED A CERTIFIED CYPRESS PRODUCT AND SUCH MODIFIED PRODUCT NO LONGER COMPLES WITH THE RELEVANT USB-IF SPECIFICATIONS.

© Cypress Semiconductor Corporation, 2020-2021. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, then Cypress hereby grants you a personal, non-exclusive, nontransferable license agreement and you do not otherwise have a written agreement with Cypress overning the use of the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OX SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is

Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of Cypress in the United States or in other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.