

SCCS065C - August 1994 - Revised September 2001

Features

- Ioff supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16952T Features:

- · 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at V_{CC} = 5V, T_A = 25°C

CY74FCT162952T Features:

- · Balanced 24 mA output drivers
- · Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at V_{CC} = 5V, T_A= 25°C

CY74FCT162H952T Features:

- · Bus hold retains last active state
- Eliminates the need for external pull-up or pull-down resistors

16-Bit Registered Transceivers

Functional Description


These 16-bit registered transceivers are high-speed, low-power devices. 16-bit operation is achieved by connecting the control lines of the two 8-bit registered transceivers together. For data flow from bus A-to-B, CEAB must be LOW to allow data to be stored when CLKAB transitions from LOW-to-HIGH. The stored data will be present on the output when OEAB is LOW. Control of data from B-to-A is similar and is controlled by using the CEBA, CLKBA, and OEBA inputs.

This device is fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16952T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162952T has 24-mA balanced output drivers with current-limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162952T is ideal for driving transmission lines.

The CY74FCT162H952T is a 24-mA balanced output part that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.





Pin Description

Name	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Clock Enable Input (Active LOW)
CEBA	B-to-A Clock Enable Input (Active LOW)
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
А	A-to-B Data Inputs or B-to-A Three-State Outputs ^[1]
В	B-to-A Data Inputs or A-to-B Three-State Outputs ^[1]

Function Table^[2, 3]

For A-to-B (Symmetric with B-to-A)

	Inputs						
CEAB	EAB CLKAB OEAB A						
Н	Х	L	Х	B ^[4]			
Х	L	L	Х	B ^[4]			
L	7	L	L	L			
L		L	Н	Н			
X	Х	Н	Х	Z			

Maximum Ratings^[5, 6]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-55°C to +125°C Ambient Temperature with Power Applied......-55°C to +125°C DC Input Voltage -0.5V to +7.0V DC Output Voltage...... -0.5V to +7.0V DC Output Current (Maximum Sink Current/Pin)-60 to +120 mA Power Dissipation1.0W Static Discharge Voltage.....>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	-40°C to +85°C	5V ± 10%

Notes:

On the CY74FCT162H952T these pins have bus hold.

A-to-B data flow is shown: B-to-A data flow is similar but uses, \(\overline{CEBA}\), CLKBA, and \(\overline{OEBA}\).

L = LOW Voltage Level.

X = Don't Care.

✓ = LOW-to-HIGH Transition.

Z = HIGH Impedance.

Level of B before the indicated steady-state input conditions were established.

Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.



Electrical Characteristics Over the Operating Range

Parameter	Description		Test (Conditions	Min.	Typ . ^[7]	Max.	Unit
V _{IH}	Input HIGH Voltage				2.0			V
V _{IL}	Input LOW Voltage						0.8	V
V _H	Input Hysteresis ^[8]					100		mV
V _{IK}	Input Clamp Diode Voltage		V _{CC} =Min.,	I _{IN} = –18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	Standard	V _{CC} =Max.,	V _I =V _{CC}			±1	μΑ
		Bus Hold					±100	
I _{IL}	Input LOW Current	Standard	V _{CC} =Max.,	V _I =GND			±1	μΑ
		Bus Hold					±100	μΑ
I _{BBH}	Bus Hold Sustain Current on Bu	is Hold Input ^[9]	V _{CC} =Min.	V _I =2.0V	-50			μΑ
I _{BBL}				V _I =0.8V	+50			μΑ
I _{BHHO}	Bus Hold Overdrive Current on E	Bus Hold Input ^[9]	V _{CC} =Max.,	V _I =1.5V			TBD	mA
I _{OZH}	High Impedance Output Curren Output pins)	t (Three-State	V _{CC} =Max.,	V _{OUT} =2.7V			±1	μΑ
I _{OZL}	High Impedance Output Current (Three-State Output pins)		V _{CC} =Max.,	V _{OUT} =0.5V			±1	μΑ
Ios	Short Circuit Current ^[10]		V _{CC} =Max.,	V _{OUT} =GND	-80	-140	-200	mA
Io	Output Drive Current ^[10]		V _{CC} =Max.,	V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable		V _{CC} =0V, V _C	_{OUT} ≤4.5V ^[11]			±1	μΑ

Output Drive Characteristics for CY74FCT16952T

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} = -3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} = -15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} = -32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162952T, CY74FCT162H952T

Parameter	Description	Test Conditions		Typ. ^[7]	Max.	Unit
I _{ODL}	Output LOW Current ^[10]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[10]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} = -24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[8] ($T_A = +25^{\circ}C$, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

- Typical values are at V_{CC} = 5.0V, T_A = +25°C ambient.

- rypical values are at v_{CC}= 5.0V, I_A= +25 C ambient.
 This parameter is specified but not tested.
 Pins with bus hold are described in the Pin Description.
 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
 Tested at +25°C.



Power Supply Characteristics

Parameter	Description	Test Conditions	[12]	Typ. ^[7]	Max.	Unit
Icc	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V V _{IN} ≥V _{CC} −0.2V	5	500	μА
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[13]	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[14]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OEAB or OEBA=GND		75	120	μΑ/MHz
I _C	Total Power Supply Current ^[15]	$F_0 = 10 \text{ MHz (CLKAB)}$ V_{\parallel}	V _{IN} =V _{CC} or V _{IN} =GND	0.8	1.7	mA
		OEAB = CEAB = GND OEBA = V _{CC} 50% Duty Cycle, Outputs Open, One Bit Toggling	V _{IN} =3.4V or V _{IN} =GND	1.3	3.2	
	$f_1=2.5 \text{ MHz},$		V _{IN} =V _{CC} or V _{IN} =GND	3.8	6.5 ^[16]	
		OEAB = CEAB = GND OEBA = V _{CC} 50% Duty Cycle, Outputs Open, Sixteen Bit Toggling	V _{IN} =3.4V or V _{IN} =GND	8.3	20.0 ^[16]	

- 12. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

 13. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.

 14. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

 15. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁)
 I_{CC} = Quiescent Current with CMOS input levels

 Alone = Power Supply Current for a TTL HIGH input (V_{CC}=3.4V)

- - A_{ICC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V) D_{H} = Duty Cycle for TTL inputs HIGH N_{T} = Number of TTL inputs at D_{H}

 - I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 - = Clock frequency for registered devices, otherwise zero
 - = Input signal frequency
 - = Number of inputs changing at f₁
- All currents are in milliamps and all frequencies are in megahertz.

 Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[17]

		CY74FCT16952AT CY74FCT162952AT CY74FCT162H952AT		CY74FCT162952BT			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[18]
t _{PLH} t _{PHL}	Propagation Delay CLKAB, CLKBA to B, A	2.0	10.0	2.0	7.5	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA, OEAB to A, B	1.5	10.5	1.5	8.0	ns	1, 7, 8
t _{PHZ}	Output Disable Time OEBA, OEAB to A, B	1.5	10.0	1.5	7.5	ns	1, 7, 8
t _{SU}	Set-Up Time, HIGH or LOW A, B to CLKAB, CLKBA	2.5	_	2.5	_	ns	4
t _H	Hold Time, HIGH or LOW A, B to CLKAB, CLKBA	2.0	_	1.5	_	ns	4
t _{SU}	Set-Up Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	3.0	_	3.0	_	ns	4
t _H	Hold Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	2.0	_	2.0	_	ns	4
t _W	Pulse Width HIGH or LOW CLKAB or CLKBA ^[19]	3.0	_	3.0	_	ns	5
t _{SK(O)}	Output Skew ^[20]	_	0.5		0.5	ns	_

			T16952CT 62H952CT		
Parameter	Description	Min.	Max.	Unit	Fig. No. ^[18]
t _{PLH} t _{PHL}	Propagation Delay CLKAB, CLKBA to B, A	2.0	6.3	ns	1, 5
t _{PZH}	Output Enable Time OEBA, OEAB to A, B	1.5	7.0	ns	1, 7, 8
t _{PHZ}	Output Disable Time OEBA, OEAB to A, B	1.5	6.5	ns	1, 7, 8
t _{SU}	Set-Up Time, HIGH or LOW A, B to CLKAB, CLKBA	2.5	_	ns	4
t _H	Hold Time, HIGH or LOW A, B to CLKAB, CLKBA	1.5	_	ns	4
t _{SU}	Set-Up Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	3.0	_	ns	4
t _H	Hold Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	2.0	_	ns	4
t _W	Pulse Width HIGH or LOW CLKAB or CLKBA ^[19]	3.0	_	ns	5
t _{SK(O)}	Output Skew ^[20]	_	0.5	ns	_

- Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.
 This parameter is specified but not tested.
 Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.



Ordering Information CY74FCT16952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.3	CY74FCT16952CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
10.0	CY74FCT16952ATPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial

Ordering Information CY74FCT162952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
7.5	CY74FCT162952BTPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162952BTPVCT	O56	56-Lead (300-Mil) SSOP	
10.0	74FCT162952ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial


Ordering Information CY74FCT162H952

Speed (ns)	Ordering Code Package Name		Package Type	Operating Range
6.3	74FCT162H952CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial
10.0	74FCT162H952ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial





Package Diagrams

56-Lead Shrunk Small Outline Package O56




DIMENSIONS IN INCHES MIN. MAX.






56-Lead Thin Shrunk Small Outline Package Z56



DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾ I	Lead/Ball Finisl	h MSL Peak Temp ⁽³⁾
74FCT162952BTPVCG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74FCT162952ETPACT	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI
74FCT162952ETPVCT	OBSOLETE	SSOP	DL	56		TBD	Call TI	Call TI
74FCT162H952ETPAC	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI
74FCT162H952ETPACT	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI
74FCT16952ATPVCG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74FCT16952CTPACTE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74FCT16952CTPACTG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT162952BTPVC	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT162952ETPAC	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI
CY74FCT162952ETPVC	OBSOLETE	SSOP	DL	56		TBD	Call TI	Call TI
CY74FCT16952ATPVC	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT16952CTPACT	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT16952ETPVC	OBSOLETE	SSOP	DL	56		TBD	Call TI	Call TI
CY74FCT16952ETPVCT	OBSOLETE	SSOP	DL	56		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT16952CTPACT	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT16952CTPACT	TSSOP	DGG	56	2000	346.0	346.0	41.0

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
74FCT16952ATPVCG4	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16952A	Samples
CY74FCT162952BTPVC	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162952B	Samples
CY74FCT16952ATPVC	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16952A	Samples
CY74FCT16952CTPACT	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16952C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION






_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT16952CTPACT	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 5-Jan-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT16952CTPACT	TSSOP	DGG	56	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



Device	Package Name Package Ty		Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
74FCT16952ATPVCG4	DL	SSOP	56	20	473.7	14.24	5110	7.87	
CY74FCT162952BTPVC	DL	SSOP	56	20	473.7	14.24	5110	7.87	
CY74FCT16952ATPVC	DL	SSOP	56	20	473.7	14.24	5110	7.87	

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated