

**[LMH6586](http://www.ti.com/product/lmh6586?qgpn=lmh6586)**

**[www.ti.com](http://www.ti.com)** SNCS105D –JULY 2008–REVISED MARCH 2013

# **LMH6586 32x16 Video Crosspoint Switch**

**Check for Samples: [LMH6586](http://www.ti.com/product/lmh6586#samples)**

# **<sup>1</sup>FEATURES**

- 
- 
- 
- 
- 
- 
- drive loads of 150Ω. **• −70 dB Off-Isolation @ 6 MHz**
- 
- 
- 
- 
- **22 C Interface** with 2-Bit Configurable Slave Address
- 
- 

- 
- 

**22 Inputs and 16 Outputs**<br>**22 Inputs and 16 Outputs**<br>**22 Inpute with Integrated DC Besters** The LMH6586 is a non-blocking analog video AC-Coupled Inputs with Integrated DC Restore<br>Clamp<br>Clamp<br>Individually Addressable Outputs<br>Integrated DC Restore<br>Integration of the Space of PAL composite video signals. The non-<br>Individually Addressable Outputs<br>Integration **• Individually Addressable Outputs** blocking architecture allows any of the 32 inputs to be **• Pin-Selectable Output Buffer Gain (1 V/V or 2** connected to any of the 16 outputs, including any **V/V) V/V** integrated DC restore clamp for biasing of the AC- **• –3 dB** Bandwidth = 66 MHz<br> **•** coupled video signal. The output buffers have a<br> **•** common selectable gain setting of 1X or 2X and can **• DG = 0.05%, DP = 0.05° @ R<sup>L</sup> = 150Ω, A<sup>V</sup> = 2V/V** common selectable gain setting of 1X or 2X and can

**• Individual Input and Output Shutdown Modes** The LMH6586 features two types of input signal detection for convenient monitoring of activity on any **• Device Power Down Mode** input channel. Video detection can be configured to **• Video Detection with Programmable Threshold** indicate when either "presence of video" or "loss of **(8 Levels)** video" is detected across the video threshold level **Sync Detection with Pin-Configurable controlled** by a programmable register. Additionally, **Threshold** sync detection can be configured to indicate when "loss of sync" is detected across the sync threshold level controlled by a DC voltage input.

**• Single 5V Supply Operation** The switch configuration and other parameters are programmable via the I<sup>2</sup>C bus interface. The slave **Extra Video Output (VOUT\_16) for External** programmable via the TC bus interface. The slave<br>device address is configurable via two external pins<br>allowing up to four LMH6586 devices, each with a unique address, on a common I<sup>2</sup>C bus. This helps **APPLICATIONS** and a structure of the crosspoint matrix array size (e.g. 64 x 16). The LMH6586 operates from a **• CCTV Security and Surveillance Systems** common single 5V supply for its analog sections as **• Analog Video Routing** well as its control logic and <sup>I</sup> <sup>2</sup>C interface. The LMH6586 is offered in a space-saving 80-pin TQFP.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



# **Application Diagram**





#### **Functional Diagram**



#### **INTERNAL BLOCK DIAGRAM**



**Figure 1. Functional Diagram**

### **Connection Diagram**







## **PIN DESCRIPTIONS (continued)**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **Absolute Maximum Ratings(1)(2)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

## **Operating Ratings(1)(2)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) The maximum power dissipation is a function of T<sub>J(MAX)</sub> and  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

# **Electrical Characteristics(1)**

Unless otherwise specified, all limits ensured for T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, R<sub>EXT</sub> = 10 kΩ 1%, VREF\_CLAMP = 300 mV, R<sub>L</sub> = 150Ω,  $C_L$  = 12 pF.



(1) All voltages are measured with respect to GND, unless otherwise specified.



# **Electrical Characteristics[\(1\)](#page-7-0) (continued)**

Unless otherwise specified, all limits ensured for T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, R<sub>EXT</sub> = 10 kΩ 1%, VREF\_CLAMP = 300 mV, R<sub>L</sub> = 150Ω,  $C_1 = 12$  pF.

<span id="page-7-0"></span>







**OTHER INPUT CIRCUIT DIAGRAM**

**VIDEO INPUT CIRCUIT DIAGRAM**













**2 C CLOCK CIRCUIT DIAGRAM**



Texas **NSTRUMENTS** 



Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, R<sub>EXT</sub> = 10 kΩ 1%, R<sub>L</sub> = 150Ω, C<sub>L</sub> = 12 pF. Small Signal Input Signal = 20 mV<sub>PP</sub>, Medium Signal Input Signal = 200 mV<sub>PP</sub>, Large Signal Input Signal = 750 mV<sub>PP</sub>





# **Typical Performance Characteristics (continued)**

Unless otherwise specified,  $T_A = 25^{\circ}$ C,  $V_{DD} = 5V$ ,  $R_{EXT} = 10$  kΩ 1%,  $R_L = 150$ Ω,  $C_L = 12$  pF. Small Signal Input Signal = 20



**EXAS NSTRUMENTS** 

SNCS105D –JULY 2008–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**



# **Typical Performance Characteristics (continued)**



### **Typical Performance Characteristics (continued)**

Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, R<sub>EXT</sub> = 10 kΩ 1%, R<sub>L</sub> = 150Ω, C<sub>L</sub> = 12 pF. Small Signal Input Signal = 20 mV<sub>PP</sub>, Medium Signal Input Signal = 200 mV<sub>PP</sub> , Large Signal Input Signal = 750 mV<sub>PP</sub>



















## **Typical Performance Characteristics (continued)**

Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, R<sub>EXT</sub> = 10 kΩ 1%, R<sub>L</sub> = 150Ω, C<sub>L</sub> = 12 pF. Small Signal Input Signal = 20 mV<sub>PP</sub>, Medium Signal Input Signal = 200 mV<sub>PP</sub> , Large Signal Input Signal = 750 mV<sub>PP</sub>



**EXAS STRUMENTS** 

SNCS105D –JULY 2008–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**



## **Typical Performance Characteristics (continued)**

0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 DIFFERENTIAL PHASE DIFFERENTIAL PHASE<br>0.02°/DIV  $Ay = 1V/V$  $R_L = 1 k\Omega$ REF

OUTPUT VIDEO LEVEL (V)

0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE





**Figure 41. Figure 42.**

DIFFERENTIAL PHASE DIFFERENTIAL PHASE<br>0.01?DIV



0.6 0.7 0.8 0.9 1 1.1 1.2 1.3

OUTPUT VIDEO LEVEL (V)

REF

 $Ay = 2V/V$  $R_L = 1 k\Omega$ 







**Differential Phase Differential Gain**  $A_V = 1$ V/V  $R_L = 1 k\Omega$ REF DIFFERENTIAL GAIN<br>0.01%/DIV DIFFERENTIAL GAIN 0.01%/DIV 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 OUTPUT VIDEO LEVEL (V)





### **Typical Performance Characteristics (continued)**

Unless otherwise specified, T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5V, R<sub>EXT</sub> = 10 kΩ 1%, R<sub>L</sub> = 150Ω, C<sub>L</sub> = 12 pF. Small Signal Input Signal = 20 mV<sub>PP</sub>, Medium Signal Input Signal = 200 mV<sub>PP</sub> , Large Signal Input Signal = 750 mV<sub>PP</sub>



0.6V Output Level = 0 IRE 0.6V Output Level = 0 IRE





0.6V Output Level = 0 IRE 1.3V Output Level = 100 IRE





1.3V Output Level = 100 IRE<br>
Figure 45. 1.3V Output Level = 100 IRE





**[LMH6586](http://www.ti.com/product/lmh6586?qgpn=lmh6586)**

SNCS105D –JULY 2008–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**



## **APPLICATION INFORMATION**

#### **FUNCTIONAL OVERVIEW**

The LMH6586 is a non-blocking, analog video crosspoint switch with 32 input channels and 16 output channels. The inputs have integrated DC restore clamp circuits for biasing the AC-coupled video inputs. The fully buffered outputs have selectable gain and can drive one back-terminated video load (150Ω). The LMH6586 includes an extra output (VOUT 16) with 1X fixed gain that can be used to feed any input's video signal to an external video sync separator, such as the [LMH1980](http://www.ti.com/lit/pdf/SNLS263) or [LMH1981.](http://www.ti.com/lit/pdf/SNLS214)

Each input and each output can be individually placed in shutdown mode by programming the input shutdown and output shutdown registers, respectively. Additionally, the PWDN pin (pin 70) can be set high to enable Power Down mode, which shuts down all input and output video channels while preserving all register settings.

The LMH6586 also features both video detection and sync detection functions on each input channel. Additional flexibility is provided by user-defined threshold levels for both video and sync detection features. The status of both detection schemes can be read from the video and sync detection status registers. Additionally, the FLAG output (pin 75) can be used to indicate if video detection or sync detection is triggered on any combination of input channels and detection types enabled by the user.

#### **OUTPUT BUFFER GAIN**

The LMH6586 has an output buffer with a selectable gain of 1X or 2X. When the GAIN\_SEL input (pin 61) is set low, output channels 0–15 will have a gain of 1X. When it is set high, they will have a gain of 2X. Regardless of the gain select setting, output channel 16 has 1X fixed gain since the output is intended to drive an optional external sync separator through a 0.1 µF capacitor and no load termination.

### <span id="page-17-1"></span>**VIDEO DETECTION**

This type of detection can be configured to indicate when an input's video signal is detected above the threshold level ("presence of video" ) or below the threshold level ("loss of video"). The video threshold voltage level is common to all 32 input channels and is selectable by programming register 0x1D. As shown in [Table](#page-17-0) 1, the three LSBs (bits 2:0) of this register can be used to set the threshold level in 95 mV steps (typical) above to the sync tip level of the DC-restored input. Additionally, to prevent undesired triggering on high-frequency picture content, such as on-screen display (OSD) or text, the detection circuit actually analyzes a low-pass-filtered version of the video signal. The first-order RC filter is included on-chip and has a corner frequency of about 1 kHz.

Registers 0x04 to 0x07 (read-only) contain the video detection status bits for all 32 input channels. Any input (m) has a video detection status bit (VD\_m) that can flag high when either loss of video or presence of video is detected, depending on the respective invert control bit. Registers 0x0C to 0x0F contain the video detection invert control bits for all input channels. When the invert bit (VD\_INV\_m) is set to 0 (default setting), the respective status bit (VD\_m) will flag high when loss of video is detected on the input; otherwise, when the invert bit is set to 1, the status bit will flag high when presence of video is detected.

<span id="page-17-0"></span>



(1) See Video Detect parameters in Electrical Characteristics



The following example illustrates a practical use of video detection in a real-world system. A bank's ATM surveillance system could consist of a video camera, a LMH6586 crosspoint switch, a video recorder, and control system. When no one is using the ATM, the area being monitored by the camera could have strong backlighting, so the camera would output a normally high video level. When a person approaches the area, most of the backlighting would be blocked by the person and cause a measurable decrease in the video level. This change in camera's video level could be detected by the LMH6586, which could then flag the security system to begin recording of the activity. Once the person leaves the area, the LMH6586 could clear the flag.

## **SYNC DETECTION**

The LMH6586 also features a sync detection circuit that can indicate when an input's negative-going sync pulse is not detected below the threshold level ("loss of sync"). The sync threshold voltage level is common to all 32 input channels and is defined by the bias voltage on the VREF\_SYNC input (pin 65), which may be set using a simple voltage divider circuit. The recommended voltage level at the VREF SYNC pin is 350 mV to ensure proper operation.

Registers 0x00 to 0x03 (read-only) contain the sync detection status bits for all 32 input channels. Any input (m) has a sync detection status bit (SD m) that can flag high when a loss of sync is detected; otherwise, the status bit will be low to indicate presence of sync.

## <span id="page-18-1"></span>**DETECTION FLAG OUTPUT**

The FLAG output (pin 75) can flag high if either video detection or sync detection is triggered based on the userdefined enable settings for the video and sync detection status bits. Any of the input's video detection status bits (VD\_m) and sync detection status bits (SD\_m) can be logically OR-ed into this single FLAG output pin. Registers 0x10 to 0x13 contain the video detection enable bits and registers 0x14 to 0x17 contain the sync detection enable bits for all input channels. Any input (m) has both a video detection enable bit (VD\_EN\_m) and a sync detection enable bit (SD\_EN\_m). When any enable bit is set low, the respective status bit will be excluded from the OR-ing function used to set the FLAG output; otherwise, when the enable bit is set high, the respective status bit will be included in the FLAG output function. Therefore, the FLAG will only logical-OR the status bits of the channel(s) and type(s) of detection that are specifically enabled by the user.

### **SWITCH MATRIX**

The LMH6586 uses 512 CMOS analog switches to form a 32 x 16 crosspoint switch. The LMH6586 is a nonblocking crosspoint switch which means that any one of the 32 inputs can be routed to any of the 16 outputs. The switch can only be configured by programming through the  $I<sup>2</sup>C$  bus interface.

### **DC RESTORATION**

Because the LMH6586 uses a single 5V supply and typical composite video signals contain signal components both above and below 0V (video blanking level), proper input signal biasing is required to ensure the video signal is within the operating range of the amplifier. To simplify the external biasing circuitry, each input of the LMH6586 has a dedicated DC restore clamp circuit to allow AC-coupled input operation using a 0.1 uF coupling capacitor. Please refer to AC [COUPLING](#page-18-0) for details on how the coupling capacitor value was determined.

### <span id="page-18-0"></span>**AC COUPLING**

Each video input uses an integrated DC restore clamp circuit to servo the sync tip of the AC-coupled video input signal to the DC voltage received at the VREF CLAMP input (pin 66). For proper AC-coupled operation, the LMH6586 requires video signals with negative sync pulses. The VREF\_CLAMP level can be set in range of 300 mV to 1.0V using a voltage divider network. For optimum performance and reduced power consumption, it is recommended to set VREF\_CLAMP to 300 mV. Therefore, assuming a video input amplitude of  $1V_{PP}$ , the bottom of the sync tip level would be clamped to 300 mV above ground and the peak white video level would be at 1.3V.





**Figure 50. Input Video Signal Before DC Restore Clamp**



**Figure 51. Input Video Signal After DC Restore Clamp**

The equivalent DC restore clamp circuit is shown below.



**Figure 52. Clamp Circuit**



Typically the clamp voltage is set to 300 mV. During the sync pulse period, the clamp circuit amplifier sources current and the coupling capacitor will not discharge. However, during the active video period, the clamp amplifier will sink current and cause the coupling capacitor to discharge through the 75Ω resistor. To limit this discharge to an acceptable value we must choose an appropriate value of the AC coupling capacitor. The value of the AC coupling capacitor can be calculated as follows:

Cap Discharge Time T = Line Period – Sync Period

 $T = 63.5 \text{ }\mu\text{s} - 4.7 \text{ }\mu\text{s}$ 

 $T = 58.8$  µs

Discharge current  $I = 1.37 \mu A$ 

Charge  $Q = I^*T$ 

 $Q = 1.37 \mu A * 58.8 \mu s$ 

 $Q = 80.55 pC$ 

 $Q = C^*V$ 

 $C = Q/V$ 

Typical acceptable voltage drop  $V = 0.1\%$  of 700 mV

 $V = 0.7$  mV

Capacitor Value  $C = 80.55$  pC/ 0.7 mV

 $C = 0.115 \mu F$ 

Thus the suggested AC coupling capacitor value is 0.1 µF. A larger value will reduce line droop at the expense of longer input settling time.

### **VIDEO INPUTS AND OUTPUTS**

The LMH6586 has 32 inputs which accept standard NTSC or PAL composite video signals. The input video signal should be AC coupled through a 0.1 µF coupling capacitor for proper operation. Each input is buffered before the switch matrix, which provides high input impedance. Input buffering enables any single output to be broadcasted to all 16 outputs at a time without loading of the input source. Each input buffer can be individually shut down using the input shutdown registers. When shutdown the input buffers are high impedance, which reduces power consumption and crosstalk.

The LMH6586 has 16 video outputs each of which is buffered through a programmable 1X or 2X gain output buffer. The outputs are capable of driving 150Ω loads. When the output gain is set to 1X (GAIN\_SEL = 0), the output signal sync tip is set to the VREF\_CLAMP voltage level; otherwise, when the gain is set to 2X (GAIN\_SEL = 1), the output signal sync tip is set to twice the VREF\_CLAMP level. Each output can be individually shut down using the output shutdown registers. When shutdown the outputs are high impedance, which reduces power consumption and crosstalk, and also enables multiple outputs to be connected together for expanding the matrix array size. Note that output short circuit protection is not provided, so care must be taken to ensure only one output is active when output channels are tied together in expansion configurations.

### **INPUT EXPANSION**

The LMH6586 has the capability for creating larger switching matrices. Depending on the number of input and output channels required, the number of devices required can be calculated. To implement a 128 x 16 nonblocking matrix arrange the building blocks in a grid. The inputs are connected in parallel while the outputs are wired-or together. When using this configuration care must be taken to ensure that only one of the four outputs is active. The other three outputs should be placed in shutdown mode by using the appropriate shutdown bit in the output shutdown registers. This reduces output loading and the risk of output short circuit conditions, which can lead to device overheating and even damage to the channel or device.

The figure below shows the 128 input x 16 output switching matrix using four LMH6586 devices. To construct larger matrices use the same technique with more devices.

Because the LMH6586 has 2-bit configurable slave address inputs, up to four LMH6586 devices can be connected to a common  $l^2C$  bus. For more devices additional  $l^2C$  buses may be required.





**Figure 53. 128 x 16 Crosspoint Array**

## **DRIVING CAPACITIVE LOAD**

When many outputs are wired together, as in the case of expansion, each output buffer sees the normal load impedance as well as the impedance the other shutdown outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output. Total capacitance is the sum of the capacitance of all the outputs and depends on the size of the matrix. As the size of the matrix increases, the length of the PC board traces also increases, adding more capacitance. The output buffers have been designed to drive more than 30 pF of capacitance while still maintaining a good AC response. If the output capacitance exceeds this amount then the AC response will be degraded. To prevent this, one option is to reduce the number of output wired-or together by using more LMH6586 device. Another option is to put a resistor in series with the output before the capacitive load to limit excessive ringing and oscillations.

A low pass filter is created from the series resistor (R) and parasitic capacitance (C) to ground. A single R-C does not affect the performance at video frequencies, however, in large system, there may be many such R-Cs cascaded in series. This may result in high frequency roll-off resulting in "softening of the picture". There are two solutions to improve performance in this case. One way is to design the PC board traces with some inductance between the R and C elements. By routing the traces in a repeating "S" configuration, the traces that are nearest each other will exhibit a mutual inductance increasing the total inductance. This series inductance causes the amplitude response to increase or peak at higher frequencies, offsetting the roll-off from the parasitic capacitance. Another solution is to add a small-value inductor between the R and C elements to add peaking to the frequency response.

### **THERMAL MANAGEMENT**

The LMH6586 operates on a 5V supply and draws a load current of approximately 300 mA. Thus it dissipates approximately 1.75W of power. In addition, each equivalent video load (150Ω) connected to the outputs should be budgeted 30 mW of power consumption.

The following calculations show the thermal resistance,  $\theta_{\rm IA}$ , required, to ensure safe operation and to prevent exceeding the maximum junction temperature, given the maximum power dissipation.

$$
P_{\text{DMAX}} = (T_{\text{JMAX}} - T_{\text{AMAX}})/\theta_{\text{JA}}
$$

where

- $T_{JMAX}$  = Maximum junction temperature = 150°C
- $T<sub>AMAX</sub>$  = Maximum ambient temperature = +85°C
- $\theta_{JA}$  = Thermal resistance of the package (1) (1)



The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$
P_{DMAX} = V_S \times I_{SMAX} + \sum_{i=1}^{n} (V_S - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Li}}
$$

where

 $V_s$  = Supply voltage = 5V

- $I_{\text{SMAX}}$  = Maximum quiescent supply current = 300 mA
- $V_{\text{OUT}}$  = Maximum output voltage of the application = 2.6V
- $R<sub>L</sub>$  = Load resistance tied to ground = 150 $\Omega$
- $n = 1$  to 16 channels (2)

Calculating:

 $P_{DMAX} = 2.2656$ 

The required  $\theta_{JA}$  to dissipate  $P_{DMAX}$  is = (T<sub>JMAX</sub> – T<sub>AMAX</sub>)/ $P_{DMAX}$ 

The table below shows the  $\theta_{JA}$  values with airflow and different heatsinks.



### **REXT RESISTOR**

The REXT external resistor (pin 67) establishes the internal bias current and precise reference voltage for the LMH6586. For optimal performance, REXT should be a 10 kΩ 1% precision resistor with a low temperature coefficient to ensure proper operation over a wide temperature range. Using a REXT resistor with less precision may result in reduced performance against temperature, supply voltage, input signal, or part-to-part variations.

### **SYNC SEPARATOR OUTPUT**

In addition to the 16 video outputs, the LMH6586 has an extra output (V\_OUT16) which can select any input channel. This channel's output buffer only has a gain of 1 since it is not meant to drive a 150Ω video load. Instead, this video output can be AC coupled to a non-terminated input of an external video sync separator, such as TI's LMH1980 or LMH1981. The sync separator can extract the synchronization (sync) timing signals, which can be useful for video triggering or phase-locked loop (PLL) clock generation circuits. Refer to the LMH1980 or LMH1981 datasheet for more information about these sync separator devices.

## **I <sup>2</sup>C INTERFACE**

A microcontroller can be used to configure the LMH6586 via the I<sup>2</sup>C interface. The protocol of the interface begins with a start pulse followed by a byte comprised of a seven-bit slave device address and a read/write bit as the LSB. The two lowest bits of the seven-bit slave address are defined by the external connections of inputs ADDR[1] (pin 72) and ADDR[0] (pin 71), where ADDR[0] is the least significant bit. Because there are four different combinations of the two ADDR pins, it's possible to have up to four different LMH6586 devices with unique slave addresses on a common I<sup>2</sup>C bus. See PC Device Slave Address Lookup Table.

Copyright © 2008–2013, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNCS105D&partnum=LMH6586) Feedback 23







For example, if ADDR[1] is set low and ADDR[0] is set high, then the 7-bit slave address would be "0000 0**01**" in binary. Therefore, the address byte for write sequences is 0x02 ("0000 0010") and the address byte read sequences is 0x03 ("0000 0011"). [Figure](#page-24-0) 54 and Figure 55 show write and read sequences across the I<sup>2</sup>C interface.

## **WRITE SEQUENCE**

The write sequence begins with a start condition, which consists of the master pulling SDA low while SCL is held high. The slave device address is sent next. The address byte is made up of an address of seven bits (7:1) and the read/write bit (0). Bit 0 is low to indicate a write operation. Each byte that is sent is followed by an acknowledge (ACK) bit. When SCL is high the master will release the SDA line. The slave must pull SDA low to acknowledge. The address of the register to be written to is sent next. Following the register address and the ACK bit, the data byte for the register is sent. When more than one data byte is sent, the register pointer is automatically incremented to write to the next address location. Note that each data byte is followed by an ACK bit until a stop condition is encountered, indicating the end of the sequence.

The timing diagram for the write sequence is shown in [Figure](#page-23-0) 54, which uses the 7-bit slave device address from the previous example above.

<span id="page-23-0"></span>

**Figure 54. LMH6586 Write Sequence**



# **[LMH6586](http://www.ti.com/product/lmh6586?qgpn=lmh6586)**

### **READ SEQUENCE**

Read sequences are comprised of two  $I^2C$  transfers shown. The first is the address access transfer, which consists of a write sequence that transfers only the address to be accessed. The second is the data read transfer, which starts at the address accessed in the first transfer and increments to the next address per data byte read until a stop condition is encountered.

The address access transfer consists of a start condition, the slave device address including the read/write bit (a zero, indicating a write), and the ACK bit. The next byte is the address to be accessed, followed by the ACK bit and the stop condition to indicate the end of the address access transfer.

The subsequent read data transfer consists of a start condition, the slave device address including the read/write bit (a one, indicating a read), and the ACK bit. The next byte is the data read from the initial access address. Subsequent read data bytes will correspond to the next increment address locations. Note that each data byte is followed by an ACK bit until a stop condition is encountered, indicating the end of the sequence.

The timing diagram for the read sequence is shown in [Figure](#page-24-0) 55, which uses the 7-bit slave address from the previous examples.



**Figure 55. LMH6586 Read Sequence**

### <span id="page-24-0"></span>**REGISTER DESCRIPTIONS**

#### **Video and Sync Detection Status Registers**

Registers 0x00 to 0x03 (read-only) contain the sync detection status bits for all 32 input channels. Any input (m) has a sync detection status bit (SD m) that can flag high when a loss of sync is detected; otherwise, the status bit will be low to indicate presence of sync.

Registers 0x04 to 0x07 (read-only) contain the video detection status bits for all 32 input channels. Any input (m) has a video detection status bit (VD m) that can flag high when either loss of video or presence of video is detected, depending on the respective invert control bit (see Video Detection Invert [Registers\)](#page-24-1). Assuming the default setting for the invert control bit, the status bit (VD\_m) will flag high when loss of video is detected on the input; otherwise, the status bit will be low indicating presence of video.

#### **Video and Sync Detection Control Registers**

#### <span id="page-24-1"></span>**Video Detection Invert Registers**

Registers 0x0C to 0x0F contain the video detection invert control bits for all input channels. Any input (m) has a invert control bit that can invert the polarity of the video detection status bit (VD\_INV\_m). When the invert bit (VD\_INV\_m) is set to 0 (default), the respective status bit (VD\_m) will flag high to indicate loss of video on the input; otherwise, when the invert bit is set to 1, the status bit will flag high to indicate presence of video.



#### **Video and Sync Detection Enable Registers:**

Registers 0x10 to 0x13 contain the video detection enable bits and registers 0x14 to 0x17 contain the sync detection enable bits for all input channels. Any input (m) has both a video detection enable bit (VD\_EN\_m) and a sync detection enable bit (SD\_EN\_m). When any enable bit is set low, the respective status bit will be excluded from the OR-ing function used to set the FLAG output; otherwise, when the enable bit is set high, the respective status bit will be included in the FLAG output function. Therefore, the FLAG will only logical-OR the status bits of the channel(s) and type(s) of detection that are specifically enabled by the user as described in [DETECTION](#page-18-1) FLAG [OUTPUT](#page-18-1).

#### **Video Detection Threshold Control Register**

The video threshold voltage level is common to all 32 input channels and is selectable by programming VDT[2:0] in register 0x1D. As shown in [Table](#page-17-0) 1, the three LSBs (bits 2:0) of this register can be used to set the threshold level in 95 mV steps (typical) above to the sync tip level of the DC-restored input. Refer to VIDEO [DETECTION](#page-17-1) for more information.

#### **Input and Output Shutdown Registers**

Each input channel and each output channel can be individually placed in shutdown (power save) mode to reduce power consumption. Registers 0x18 to 0x1B contain the input shutdown bits (IN\_PS\_m) and registers 0x1E and 0x1F contain the output shutdown bits (OUT\_PS\_n), where "m" is any input channel and "n" is any output channel. To place any input or output channel in shutdown mode, the respective bit should be set high; otherwise, it should be set low for normal input or output operation. When in shutdown mode, the buffer (input or output) will be placed in a high-impedance state.

Note: To put the entire device in power save mode, the PWDN input (pin 70) should be set high; otherwise, it should be set low for normal operation.

#### **Video Input Selection Registers**

<span id="page-25-0"></span>Registers 0x20 to 0x30 are used to control the routing of the crosspoint switch. Each output has a dedicated input selection register, which can be programmed to select any input channel for routing to its respective output.

### **LMH6586 REGISTER MAP**



#### **Table 3. Video and Sync Detection Status Registers**





#### **Table 4. Video and Sync Detection Control Registers**

# **Table 5. Video Detection Threshold Control Registers**















www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OUTLINE**

**PFC0080A TQFP - 1.2 mm max height** 

PLASTIC QUAD FLATPACK



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration MS-026.



# **EXAMPLE BOARD LAYOUT**

# **PFC0080A TQFP - 1.2 mm max height**

PLASTIC QUAD FLATPACK



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

6. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



# **EXAMPLE STENCIL DESIGN**

# **PFC0080A TQFP - 1.2 mm max height**

PLASTIC QUAD FLATPACK



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated