TOSHIBA

32 Bit RISC Microcontroller TX03 Series

TMPM375FSDMG

TOSHIBA CORPORATION Semiconductor & Storage Products Company

ARM, Cortex and Thumb are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

General precautions on the use of Toshiba MCUs

This Page explains general precautions on the use of Toshiba MCUs.

Note that if there is a difference between the general precautions and the description in the body of the document, the description in the body of document has higher priority.

1. The MCUs' operation at power-on

At power-on, internal state of the MCUs is unstable. Therefore, state of the pins is undefined until reset operation is completed.

When a reset is performed by an external reset pin, pins of the MCUs that use the reset pin are undefined until reset operation by the external pin is completed.

Also, when a reset is performed by the internal power-on reset, pins of the MCUs that use the internal power-on reset are undefined until power supply voltage reaches the voltage at which poweron reset is valid.

2. Unused pins

Unused input/output ports of the MCUs are prohibited to use. The pins are high-impedance.

Generally, if MCUs operate while the high-impedance pins left open, electrostatic damage or latchup may occur in the internal LSI due to induced voltage influenced from external noise.

Toshiba recommend that each unused pin should be connected to the power supply pins or GND pins via resistors.

3. Clock oscillation stability

A reset state must be released after the clock oscillation becomes stable. If the clock is changed to another clock while the program is in progress, wait until the clock is stable.

TOSHIBA

Introduction: Notes on the description of SFR (Special Function Register) under this specification

An SFR (Special Function Register) is a control register for periperal circuits (IP).

The SFR addressses of IPs are described in the chapter on memory map, and the details of SFR are given in the chapter of each IP.

Definition of SFR used in this specification is in accordance with the following rules.

a. SFR table of each IP as an example

- SFR tables in each chapter of IP provides register names, addresses and brief descriptions.
- All registers have a 32-bit unique address and the addresses of the registers are defined as follows, with some exceptions: "Base address + (Unique) address"

Base Address = 0x0000 _ 0000

-) **SAMCR register address is 32 bits wide from the address 0x0000 _ 0004 (Base Address(0x00000000) + unique address (0x0004)).**
-) **The register shown above is an example for explanation purpose and not for demonstration purpose. This register does not exist in this microcontroller.**

b. SFR(register)

- Each register basically consists of a 32-bit register (some exceptions).
- The description of each register provides bits, bit symbols, types, initial values after reset and functions.

1.2.2 SAMCR(Control register)

) **The Type is divided into three as shown below.**

c. Data descriptopn

Meanings of symbols used in the SFR description are as shown below.

- x:channel numbers/ports
- n,m:bit numbers

d. Register descriptoption

Registers are described as shown below.

- Register name <Bit Symbol>
	- Exmaple: SAMCR<MODE>="000" or SAMCR<MODE[2:0]>="000"

<MODE[2:0]> indicates bit 2 to bit 0 in bit symbol mode (3bit width).

• Register name [Bit]

Example: SAMCR[9:7]="000"

It indicates bit 9 to bit 7 of the register SAMCR (32 bit width).

Revision History

Table of Contents

Introduction: Notes on the description of SFR (Special Function Register) under this specification

TMPM375FSDMG

2. Processor Core

3. Memory Map

4. Reset Operation

5. Clock / Mode Control

6. Internal High-speed Oscillation Adjustment Function

7. Exceptions

8. [Digital Noise Filter Circuit \(DNF\)](#page-110-0)

9. [Input / Output Ports](#page-116-0)

- [9.2.1.2 PBDATA \(Port B data register\)](#page-120-0)
- [9.2.1.3 PBCR \(Port B output control register\)](#page-120-0)

10. 16-bit Timer / Event Counters (TMRB)

11. Serial Channel (SIO/UART)

12. Serial Bus Interface (I2C/SIO)

13. 12-Bit Analog-to-Digital Converter

14. Motor Control Circuit (PMD: Programmable Motor Driver)

15. [Vector Engine \(VE+\)](#page-412-0)

[15.4.2.8 Miscellaneous Tasks](#page-494-0) **15.5 [Combinations of VE Channel, ADC Unit and PMD Channel](#page-495-0)**...474

16. [Op-Amps \(AMP\)](#page-496-0)

17. [Encoder Input Circuit \(ENC\)](#page-500-0)

18. Power-on-Reset Circuit (POR)

19. Low Voltage Detection Circuit (VLTD)

20. Ocsillation Frequency Detector (OFD)

21. Watchdog Timer(WDT)

Flash Memory Operation $22.$

23. Debug Interface

24. Port Section Equivalent Circuit Schematic

25. **Electrical Characteristics**

26. Package Dimensions

CMOS 32-Bit Microcontroller

TMPM375FSDMG

TMPM375FSDMG is a 32-bit RISC microprocessor series with an ARM® Cortex®-M3 microprocessor core. Features of the TMPM375FSDMG are as follows:

1.1 Features

- 1. ARM Cortex-M3 microprocessor core
	- a. Improved code efficiency has been realized through the use of Thumb®-2 instruction.
		- ・ New 16-bit Thumb instructions for improved program flow
		- ・ New 32-bit Thumb instructions for improved performance
		- ・ New Thumb mixed 16-/32-bit instruction set can produce faster, more efficient code.
	- b. Both high performance and low power consumption have been achieved.

[High performance]

- 32-bit multiplication (32 \times 32 = 32bit) can be executed with one clock.
- ・ Division takes between 2 and 12 cycles depending on dividend and devisor

[Low power consumption]

- ・ Optimized design using a low power consumption library
- ・ Standby function that stops the operation of the micro controller core
- c. High-speed interrupt response suitable for real-time control
	- ・ An interruptible long instruction.
	- ・ Stack push automatically handled by hardware.
- 2. On Chip program memory and data memory
	- ・ On-chip RAM : 4Kbyte
	- ・ On-chip FlashROM : 64Kbyte
- 3. 16-bit timer (TMRB) : 4 channels
	- ・ 16-bit interval timer mode
	- ・ 16-bit event counter mode
	- ・ Input capture function
	- ・ 16-bit PPG output
	- ・ External trigger PPG output
- 4. Watchdog timer (WDT) : 1 channel

Watchdog timer (WDT) generates a reset .

- 5. Power_On reset function (POR)
- 6. Voltage detect function (VLTD)
- 7. Oscillation frequency detect function (OFD)
- 8. Vector engine (VE+) : 1unit
	- ・ Calculation circuit for motor control
	- ・ Corresponding to 1 motors
- 9. Programmable motor driver (PMD) : 1channels
	- ・ 3phase complementary PWM generator
	- ・ Synchronous AD convert start trigger generator
	- ・ Emergency protective function (EMG)
- 10. Encoder input circuit (ENC) : 1channels
	- ・ Correspond to incremental encoder (AB / ABZ)
	- ・ Rotation direction detection
	- ・ Counter for absolute position detection
	- ・ Comparator for position detection
	- ・ Noise filter
	- ・ 3 phase sensor input
- 11. General-purpose serial interface(SIO/UART) : 2channels
	- ・ Either UART mode or synchronous mode can be selected (4byte FIFO equipped)(1channel)
	- ・ UART mode (1channel)
- 12. Serial bus interface (I2C/SIO) : 1 channel

Either I2C bus mode or synchronous mode can be selected.

- 13. 12 bit AD converter (ADC) : 1units (Analog input : 4 channel)
	- Start by the internal trigger : TMRB interrupt / PMD trigger
	- ・ Constant conversion mode
	- ・ AD monitoring 2ch
	- Conversion speed 2 μsec (ω ADC conversion clock = 40 MHz)
- 14. OP-Amp(AMP) : 1 channel

8 gain can be selected

15. Input/ output ports (PORT) : 21 pins

I/O pin : 21pins

- 16. Interrupt source
	- ・ Internal 29 factors : The order of precedence can be set over 7 levels. (except the watchdog timer interrupt)
	- ・ External 3 factors : The order of precedence can be set over 7 levels.
- 17. Standby mode

Standby modes : IDLE, STOP

TOSHIBA

18. Clock generator (CG)

- ・ On-chip PLL (quadruple or quintuple)
- ・ Clock gear function : The high-speed clock can be divided into 1/1, 1/2, 1/4, 1/8 or 1/16.
- 19. Endian

Little endian

- 20. Internal high-speed oscillation circuit : 10 MHz
- 21. Maximum operating frequency : 40 MHz
- 22. Operating voltage range
	- DVDD5B = 3.9V to 5.5V (fsys=40MHz)

(4.5V to 5.5V : All function operating)

(3.9V to 4.5V : Restrictions of Electrical Characteristics on 12bit-ADC, Flash writing, etc.)

- 23. Temperature range
	- -40 °C to 105 °C (except during Flash writing/erasing)
	- \cdot 0 °C to 70 °C (during Flash writing/erasing)
- 24. Package

SSOP30 (5.6 mm x 9.7 mm , 0.65 mm pitch)

1.2 Block Diagram

Figure 1-1 TMPM375FSDMG block diagram

1.3 Pin Layout (Top view)

The pin layout of TMPM375FSDMG is a figure below.

Figure 1-2 Pin Layout(SSOP30)

1.4 Pin names and Functions

Table 1-1 sorts the input and output pins of the TMPM375FSDMG by pin or port. Each table includes alternate pin names and functions for multi-function pins.

1.4.1 Sorted by Port

Table 1-1 Pin Names and Functions Sorted by Port (2/2)

Note 1: AVSS must be connected to GND even if the AD converter is not used.

Note 2: Must be connected to power supply even if AD converter is not used.

1.5 Pin Numbers and Power Supply Pins

Note:Function operation has restriction. For detail , refer to the Electrical Characteristics.

Table 1-3 On-chip Regulator output pin

Pin name	Pin No	remark
VOUT ₁₅	19	VOUT15 must be connected to DVSS through 3.3 to 4.7µF capacitor for supply power to internal circuit.
VOUT3	17	VOUT3 must be connected to DVSS through 3.3 to 4.7µF capacitor for supply power to internal circuit.

Note:VOUT15 and VOUT3 must be connected with the same value of capacitors. The IC outside can not have the power supply from VOUT15 and VOUT3.

2. Processor Core

The TX03 series has a high-performance 32-bit processor core (the ARM Cortex-M3 processor core). For information on the operations of this processor core, please refer to the "Cortex-M3 Technical Reference Manual" issued by ARM Limited.This chapter describes the functions unique to the TX03 series that are not explained in that document.

2.1 Information on the processor core

The following table shows the revision of the processor core in the TMPM375FSDMG.

Refer to the detailed information about the CPU core and architecture, refer to the ARM manual "Cortex-M series processors" in the following URL:

http://infocenter.arm.com/help/index.jsp

2.2 Configurable Options

The Cortex-M3 core has optional blocks. The optional blocks of the revision r2p1 are ETM[™] and MPU. The following table shows the configurable options in the TMPM375FSDMG.

2.3 Exceptions/ Interruptions

Exceptions and interruptions are described in the following section.

2.3.1 Number of Interrupt Inputs

The number of interrupt inputs can optionally be defined from 1 to 240 in the Cortex-M3 core.

TMPM375FSDMG has 32 interrupt inputs. The number of interrupt inputs is reflected in <INTLINESNUM [4:0]> bit of NVIC register. In this product, if read <INTLINESNUM[4:0]> bit, 0x00 is read out.

2.3.2 Number of Priority Level Interrupt Bits

The Cortex-M3 core can optionally configure the number of priority level interrupt bits from 3 bits to 8 bits.

TMPM375FSDMG has 3 priority level interrupt bits. The number of priority level interrupt bits is used for assigning a priority level in the interrupt priority registers and system handler priority registers.

2.3.3 SysTick

The Cortex-M3 core has a SysTick timer which can generate SysTick exception.

For the detail of SysTick exception, refer to the section of "SysTick" in the exception and the register of SysTick in the NVIC register.

2.3.4 SYSRESETREQ

The Cortex-M3 core outputs SYSRESETREQ signal when <SYSRESETREQ> bit of Application Interrupt and Reset Control Register are set.

TMPM375FSDMG provides the same operation when SYSRESETREQ signal are output.

2.3.5 LOCKUP

When irreparable exception generates, the Cortex-M3 core outputs LOCKUP signal to show a serious error included in software.

TMPM375FSDMG does not use this signal. To return from LOCKUP status, it is necessary to use non-maskable interruput (NMI) or reset.

2.3.6 Auxiliary Fault Status register

The Cortex-M3 core provides auxiliary fault status registers to supply additional system fault information to software.

However, TMPM375FSDMG is not defined this function. If auxiliary fault status register is read, always "0x0000_0000" is read out.

2.4 Events

The Cortex-M3 core has event output signals and event input signals. An event output signal is output by SEV instruction execution. If an event is input, the core returns from low-power consumption mode caused by WFE instruction.

TMPM375FSDMG does not use event output signals and event input signals. Please do not use SEV instruction and WFE instruction.

2.5 Power Management

The Cortex-M3 core provides power management system which uses SLEEPING signal and SLEEPDEEP signal. SLEEPDEEP signals are output when <SLEEPDEEP> bit of System Control Register is set.

These signals are output in the following circumstances:

-Wait-For-Interrupt (WFI) instruction execution

-Wait-For-Event (WFE) instruction execution

-the timing when interrupt-service-routine (ISR) exit in case that <SLEEPONEXIT> bit of System Control Register is set.

TMPM375FSDMG does not use SLEEPDEEP signal so that <SLEEPDEEP> bit must not be set. And also event signal is not used so that please do not use WFE instruction.

For detail of power management, refer to the Chapter "Clock/Mode control."

2.6 Exclusive access

In Cortex-M3 core, the DCode bus system supports exclusive access. However TMPM375FSDMG does not use this function.

- 2. Processor Core
- 2.6 Exclusive access

3. Memory Map

3.1 Memory Map

The memory maps for TMPM375FSDMG are based on the ARM Cortex-M3 processor core memory map. The internal ROM, internal RAM and special function registers (SFR) of TMPM375FSDMG are mapped to the Code, SRAM and peripheral regions of the Cortex-M3 respectively. The special function register (SFR) means the control registers of all input/output ports and peripheral functions. The SRAM and SFR areas are all included in the bit-band region.

The CPU register area is the processor core's internal register region.

For more information on each region, see the "Cortex-M3 Technical Reference Manual".

Note that access to regions indicated as "Fault" causes a memory fault if memory faults are enabled, or causes a hard fault if memory faults are disabled. Also, do not access the vendor-specific region.

3.1.1 TMPM375FSDMG Memory Map

Figure 3-1 shows the memory map of the TMPM375FSDMG.

Figure 3-1 Memory Map

3.2 Details of SFR area

Table 3-1shows the details of the SFR area.

Do not access a reserved area in Table 3-1. See the chapter of each peripheral function for details.

Table 3-1 Details of SFR

Table 3-2 Base Address List

Table 3-2 Base Address List

- 3. Memory Map
- 3.2 Details of SFR area

4. Reset Operation

The following are sources of reset operation.

- ・ Power-on-reset circuit (POR)
- ・ Voltage Detection Circuit (VLTD)
- \cdot RESET pin (RESET)
- ・ Watch-dog timer (WDT)
- ・ Oscillation frequency circuit (OFD)
- Application interrupt by CPU and a signal from the reset register bit <SYSRESETREQ>

To recognize a source of reset, check CGRSTFLG in the clock generator register described in Chapter of "Exception".

Detail about the power-on-reset circuit, the power detection circuit, the watch-dog timer and the oscillation frequency detection circuit, refer to each chapter.

A reset by <SYSRESETREQ> is referred to "Cortex-M3 Technical Reference Manual".

Note:Once reset operation is done, internal RAM data is not assured.

4.1 Cold Reset

When turning-on power, it is necessary to take a stable time of built-in regulator, built-in Flash memory and internal high-speed oscillator into consideration. TMPM375FSDMG has a function to insert a stable time automatically.

4.1.1 Reset by power-on-reset circuit (not using RESET pin)

Once power voltage is beyond the release voltage of power-on-reset, power counter starts operation, and then after approximately 3.2ms internal reset signal is released.

Power-on-reset circuit operation is referred to Section of "Power-on-reset circuit (POR)".

Figure 4-1 Reset Operation by Power-on Circuit

4.1.2 Reset by RESET pin

The reset using the $\overline{\text{RESET}}$ pin will be effective after the power-on counter finishes. And if $\overline{\text{RESET}}$ pin is set to "High" within 3.2ms after power-on reset signal becomes "High", the reset process will be the same as the power-on described in [4.1.1.](#page-39-0)

Figure 4-2 Reset Operation by RESET pin

4.2 Warm-up

4.2.1 Reset Duration

To do reset TMPM375FSDMG, the following condition is required; power supply voltage is in the operational range; RESET pin is kept "Low" at least for 12 system clocks by internal high frequency oscillator. After \overline{RE} -SET pin becomes "High", internal reset will be released.

4.3 After reset

After reset, the control register of Cortex-M3 and the peripheral function control register (SFR) are initialized. System debug component registers (FPB, DWT, and ITM) of the internal core, CGRSTFLG in the clock generator and FCSECBIT in the Flash related register are only initialized by cold reset.

When reset is released, MCU starts operation by a clock of internal high-speed oscillator. External clock and PLL multiple circuit should be set if necessary.

5. Clock / Mode Control

5.1 Features

The clock/mode control block enables to select clock gear, prescaler clock and warm-up of the PLL clock multiplication circuit and oscillator.

There is also the low power consumption mode which can reduce power consumption by mode transitions.

This chapter describes how to control clock operating modes and mode transitions.

The clock/mode control block has the following functions:

- ・ Controls the system clock
- ・ Controls the prescaler clock
- ・ Controls the PLL multiplication circuit
- ・ Controls the warm-up timer

In addition to NORMAL mode, the TMPM375FSDMG can operate in six types of low power mode to reduce power consumption according to its usage conditions.

5.2 Registers

5.2.1 Register List

The following table shows the CG-related registers and addresses.

5.2.2 CGSYSCR (System control register)

5.2 Registers

5.2.3 CGOSCCR (Oscillation control register)

Note:When the <HOSCON> is set to "1", the all registers for Port M can not be accessed and the read data from these registers are always "0". If one of the Port M registers except PMDATA and PMOD is not equal to the initial value, the <HOSCON> can not be set to "1".

5.2 Registers

5.2.4 CGSTBYCR (Standby control register)

5.2.5 CGPLLSEL (PLL Selection Register)

5.3 Clock control

5.3.1 Clock Type

Each clock is defined as follows :

The high-speed clock fc and the prescaler clock φT0 are dividable as follows.

5.3.2 Initial Values after Reset

Reset operation initializes the clock configuration as follows.

Reset operation causes all the clock configurations to be the same as f_{OSC2} .

 $f_{C} = f_{OSC2}$ $f_{\text{SYS}} = f_C$ (= f_{OSC2}) $f_{\text{periph}} = f_C$ (= f_{OSC2}) φ T0 = f_{periph} (= f_{OSC2})

5.3.3 Clock system Diagram

Figure 5-1 shows the clock system diagram.

Figure 5-1 Clock Block Diagram

The input clocks selector shown with an arrow are set as default after reset.

5.3.4 Clock Multiplication Circuit (PLL)

This circuit outputs the f_{PLL} clock that is quadruple or quintuple of the high-speed oscillator output clock (fosc.) As a result, the input frequency to oscillator can be low, and the internal clock be made high-speed.

The PLL is disabled after reset. To enable the PLL, set "1" to the CGOSCCR<PLLON> bit and set "1" to the CGPLLSEL<PLLSEL>. Then f_{PLL} clock output is quadruple or quintuple of the high-speed oscillator (fosc).

The PLL requires a certain amount of time to be stabilized, which should be secured using the warm-up functionor other methods.

5.3.4.1 Stability time

The PLL requires a certain amount of time to be stabilized, which should be secured using the warmup function or other methods.

When the <PLLON> is set to "1" and operation starts, it is necessary to take approximately 200μs as the Lock-up time.

The <PLLON> is first made "0" when the multiplying value is changed and PLL is stopped. When the multipling <PLLSEL> value is changed, the <PLLON> is set to "1" after approximately 100 µs elapses as initialization time of PLL, and the state of PLL starts. Afterwards, please secure the Lock-up time as PLL stability time.

5.3.4.2 The sequence of PLL setting

The following shows PLL setting sequence after reset.

Figure 5-2 PLL setting sequence after reset

Note:When you stop PLL, please check that it is the register CGPLLSEL<PLLSEL> = "0" after setting up the CGPLLSEL<PLLSEL> = "0". Then, please set up CGOSCCR<PLLON> = "0" (PLL stoped).

Note:After setting PLL multiplying value, to keep CGOSCCR<PLLON>="0"(PLL stop) over 100μs is needed as the PLL initializing stable time.

5.3.5 Warm-up function

The warm-up function secures the stability time for the oscillator and the PLL with the warm-up timer. The warm-up function is used when returning from STOP mode. For detail function, describes in ["5.6.6 Warm](#page-63-0)[up"](#page-63-0).

Note:Do not shift to STOP mode, during operating warm-up timer.

In this case, an interrupt for returning from the low power consumption mode triggers the automatic timer count. After the specified time is reached, the system clock is output and the CPU starts operation.

In STOP modes, the PLL is disabled. When returning from these modes, configure the warm-up time in consideration of the stability time of the PLL and the internal oscillator.

How to configure the warm-up function.

1. Specify the count up clock

Specify the count up clock for the warm-up counter in the CGOSCCR<WUPSEL2>.

Specify the count up clock for the warm-up counter in the CGOSCCR<WUPSEL1> and <WU-PSEL2> bit. Write "0" to <WUPSEL1> and write "0" or "1" to <WUPSEL2>. "0" specifies internal oscillator and "1" specifies external oscillator.

2. Specify the warm-up counter value

The warm-up time can be selected by setting the CGOSCCR<WUODR[11:0]>.

The following shows the warm-up setting and example.

Warm-up cycles = Setting value of warm-up time Input cycle by frequency(s)

<example 1>Setting 5 ms of warm-up time with 8MHz oscillator

Drop the last 4 bits, set 0x9C4 into the CGOSCCR<WUPT[11:0]>.

3. Confirm the start and completion of warm-up

The CGOSCCR<WUEON><WUEF> is used to confirm the start and completion of warm-up through software (instruction).

Note: The warm-up timer operates according to the oscillation clock, and it may contain errors if there is any fluctuation in the oscillation frequency. Therefore, the warm-up time should be taken as approximate time.

The following shows the warm-up setting.

<example> Securing the stability time for the PLL (fc = fosc1)

5.3.6 System Clock

The TMPM375FSDMG offers high-speed clock as system clock. System clock is selectable from internal oscillator or external oscillator. After reset, internal oscillator is enabled and external oscillator is disabled. The high-speed clock is dividable.

- ・ Input frequency from X1 and X2 : 8 MHz to 10MHz
- ・ Internal oscillator frequency : 10MHz
- Clock gear : $1/1$, $1/2$, $1/4$, $1/8$, $1/16$ (after reset : $1/1$)

Table 5-1 Range of high-speed frequency (unit : MHz)

				After reset	Clock gear (CG) : PLL = ON				Clock gear (CG) : PLL = OFF					
Input freq.		Min. oper- ating freq.	Max. oper- ating freq.	$(PLL =$ OFF, $CG =$ 1/1)	1/1	1/2	1/4	1/8	1/16	1/1	1/2 4		1/8	1/16
l OSC1	8		40	8	40	20	10	5	2.5	8		$\overline{2}$		
	10			10	40	20	10	5	2.5	10	5	2.5	1.25	۰
\sim OSC2	10			10	40	20	10	5	2.5	10	5	2.5	.25	

Note 1: PLL=ON/OFF setting: available in CGOSCCR<PLLON>.

Note 2: Switching of clock gear is executed when a value is written to the CGSYSCR<GEAR[2:0]> register. The actual switching takes place after a slight delay.

- Note 3: ."-" : Reserved
- Note 4: Do not use 1/16 when SysTick is used.

The following are the procedure of switching over from the internal oscillator to the external oscillator.

1. Disables port M registers (PMCR/PMPUP/PMPDN/PMIE). After reset, these registers are disabled.

- 2. CGOSCCR<WUODR[11:0]> = "Warm-up time" : Set Warm-up time.
	-
	-
-
-
- 8.
- 9. CGOSCCR<XEN2> = "0"

: Internal oscillator is disabled
-
- 3. CGOSCCR<HOSCON> = "1" : Switch over from the port M to oscillator connection pins..
- 4. CGOSCCR<XEN1> = "1" interest and the external oscillator.

 5.5° CGOSCCR<WUPSEL2> = "1" : Specify the external oscillator clock as source clock for warm-up counter.

- 6. CGOSCCR<WUEON>="1" : Enable warm-up counting (WUP)
	- Read CGOSCCR<WUEF> : Wait until the state becomes "0" (warm-up is finished)
- 7. CGOSCCR<OSCSEL> = "1" : Switch the system clock to the external oscillator.
	- Read CGOSCCR<OSCSEL> : Confirm CGOSCCR[17]<OSCSEL> become "1".
		- (External oscillator is selected.)
		-

With setting CGOSCCR<HOSCON> to "1", rewriting the portM registers (PMDATA/PMCR/PMOD/ PMPUP/PMPDN/PMIE) are prohibited.

5.3.7 Prescaler Clock Control

Each peripheral function has a prescaler for dividing a clock. As the clock φ T0 to be input to each prescaler, the "fperiph" clock specified in the CGSYSCR<FPSEL> can be divided according to the setting in the CGSYSCR<PRCK[2:0]>. After the controller is reset, fperiph/1 is selected as φT0.

Note:To use the clock gear, ensure that you make the time setting such that prescaler output φTn from each peripheral function is slower than fsys (φTn < fsys). Do not switch the clock gear while the timer counter or other peripheral function is operating.

5.4 Modes and Mode Transitions

5.4.1 Mode Transitions

The NORMAL mode use the high-speed clock for the system clock .

The IDLE and STOP modes can be used as the low power consumption mode that enables to reduce power consumption by halting processor core operation.

Figure 5-3 shows mode transition diagram.

For a detail of sleep-on-exit, refer to "Cortex-M3 Technical Reference Manual".

Figure 5-3 Mode Transition Diagram

Note:The warm-up is needed. The warm-up time must be set in NORMAL mode before changing to STOP mode. Regarding warm-up time, refer to ["5.6.6 Warm-up".](#page-63-0)

5.5 Operation Mode

As an operation mode, NORMAL is available. The features of NORMAL mode are described in the following section.

5.5.1 NORMAL mode

This mode is to operate the CPU core and the peripheral hardware by using the high-speed clock.

It is shifted to the NORMAL mode after reset.

5.6 Low Power Consumption Modes

The TMPM375FSDMG has two low power consumption modes: IDLE and STOP. To shift to the low power consumption mode, specify the mode in the system control register CGSTBYCR<STBY[2:0]> and execute the WFI (Wait For Interrupt) instruction.In this case, execute reset or generate the interrupt to release the mode. Releasing by the interrupt requires settings in advance. See the chapter "Exceptions" for details.

- Note 1: The TMPM375FSDMG does not offer any event for releasing the low power consumption mode. Transition to the low power consumption mode by executing the WFE (Wait For Event) instruction is prohibited.
- Note 2: The TMPM375FSDMG does not support the low power consumption mode configured with the SLEEPDEEP bit in the Cortex-M3 core. Setting the <SLEEPDEEP> bit of the system control register is prohibited.

The features of each mode are described as follows.

5.6.1 IDLE Mode

Only the CPU is stopped in this mode. Each peripheral function has one bit in its control register for enabling or disabling operation in the IDLE mode. When the IDLE mode is entered, peripheral functions for which operation in the IDLE mode is disabled stop operation and hold the state at that time.

The following peripheral functions can be enabled or disabled in the IDLE mode. For setting details, see the chapter on each peripheral function.

- 16-bit timer / event counter (TMRB)
- Serial channel (SIO/UART)
- Serial bus interface (I2C/SIO)
- ・ Watchdog timer (WDT)
- Vector Engine (VE+)

Note:WDT should be stopped before entering IDLE mode.

5.6.2 STOP mode

All the internal circuits including the internal oscillator are brought to a stop in the STOP mode.

By releasing the STOP mode, the device returns to the preceding mode of the STOP mode and starts operation.

The STOP mode enables to select the pin status by setting the CGSTBYCR<DRVE>. Table 5-2 shows the pin status in the STOP mode.

	Pin name	1/O	$<$ DRVE $>$ = 0	$<$ DRVE $>$ = 1		
Not	RESET, MODE	Input only	o			
port	VOUT15, VOUT3	Output only		o		
	X1	Input only	$\boldsymbol{\mathsf{x}}$			
	X ₂	Output only	"High" level output			
	TMS TCK TDI	Input	o			
	TDO/SWV	Output	Enabled when data is valid. Disabled when data is invalid.			
	SWCLK	Input	o			
Port		Input	o			
	SWDIO	Output	Enabled when data is valid. Disabled when data is invalid.			
	U0, V0, W0, X0, Y0,Z0	Output	Enabled when data is valid. Disabled when data is invalid.			
	INT6, INT7, INTC	Input	o			
	Other function pins other	Input	×	o		
	than the above or the ports that are used as gen- eral purpose ports.	Output	×	o		

Table 5-2 Pin States in the STOP mode

ο : Input or output enabled.

× : Input or output disabled.

5.6.3 Low power Consumption Mode Setting

The low power consumption mode is specified by the setting of the standby control register CGSTBYCR<STBY[2:0]>.

Table 5-3 shows the mode setting in the \langle STBY[2:0]>.

Note:Do not set any value other than those shown above in <STBY[2:0]>.

5.6.4 Operational Status in Each Mode

Table 5-4 shows the operational status in each mode.

ο : Operating

× : Stopped

Note 1: It depends on CGSTBYCR<DRVE>.

Note 2: The blocks are not stopped even though the clock is halted.

5.6.5 Releasing the Low Power Consumption Mode

The low power consumption mode can be released by an interrupt request, Non-Maskable Interrupt (NMI) or reset. The release source that can be used is determined by the low power consumption mode selected.

Details are shown in Table 5-5.

Table 5-5 Release Source in Each Mode

ο : Starts the interrupt handling after the mode is released. (The reset initializes the LSI)

× : Unavailable

- Note 1: To release the low power consumption mode by using the level mode interrupt, keep the level until the interrupt handling is started. Changing the level before then will prevent the interrupt handling from starting properly.
- Note 2: For shifting to the low power consumption mode, set the CPU to prohibit all the interrupts other than the release source. If not, releasing may be executed by an unspecified for wake up.
- Note 3: Refer to ["5.6.6 Warm-up"](#page-63-0) about warm-up time.
	- ・ Release by interrupt request

To release the low power consumption mode by an interrupt, the CPU must be set in advance to detect the interrupt. In addition to the setting in the CPU, the clock generator must be set to detect the interrupt to be used to release the STOP modes. And the digital noize filter circuit should be set to disable as well.

Release by Non-Maskable Interrupt (NMI)

There is a watchdog timer interrupt (INTWDT) as a non-maskable interrupt source. INTWDT can only be used in the IDLE mode.

- Note: Notice that the WDT can not be cleared by CPU operation in IDLE mode.
	- Release by reset

Any low power consumption mode can be released by reset from the $\overline{\text{RESET}}$ pin. After that, the mode switches to the NORMAL mode and all the registers are initialized as is the case with normal reset.

・ Release by SysTick interrupt

SysTick interrupt can only be used in IDLE mode.

Refer to "Interrupts" for detail.

5.6.6 Warm-up

Mode transition may require the warm-up so that the internal oscillator provides stable oscillation.

In the mode transition from STOP to the NORMAL, the warm-up counter is activated automatically. And then the system clock output is started after the elapse of configured warm-up time. It is necessary to set a oscillator to be used for warm-up in the CGOSCCR<WUPSEL1><WUPSEL2> (Note1) and to set a warm-up time in the CGOSCCR<WUODR> before executing the instruction to enter the STOP mode.

- Note 1: Always set CGOSCCR<WUPSEL1> to "0".
- Note 2: In STOP modes, the PLL is disabled. When returning from these mode, configure the warm-up time in consideration of the stability time of the PLL and the internal oscillator. It takes approximately 200μs for the PLL to be stabilized.
- Note 3: Do not write "1" to CGOSCCR<WUEON> bit, at the setting of returning from low consumption mode with automatic warming-up.

Table 5-6 shows whether the warm-up setting of each mode transition is required or not.

Table 5-6 Warm-up setting in mode transition

5.6.7 Clock Operation in Mode Transition

The clock operation in mode transition are described Chapter 5.6.7.1.

5.6.7.1 Transition of operation modes : NORMAL \rightarrow STOP \rightarrow NORMAL

When returning to the NORMAL mode from the STOP mode, the warm-up is activated automatically. It is necessary to set the warm-up time before entering the STOP mode.

Returning to the NORMAL mode by reset does not induce the automatic warm-up. Keep the reset signal asserted until the oscillator operation becomes stable.

- 5. Clock / Mode Control
- 5.6 Low Power Consumption Modes

6. Internal High-speed Oscillation Adjustment Function

TMPM375FSDMG has the internal high-speed oscillation adjustment function.

Note:This adjustment function is not applicable to the reference clock for OFD.

6.1 Structure

The internal oscillation adjustment function uses the pulse width measurement function of 16-bit timer/event counter (TMRB).

Figure 6-1 shows the function configuration.

Figure 6-1 Function block diagram

6.2 Registers

6.2.1 Register list

The control registers and its addresses are as follows.

6.2.2 TRMOSCPRO (Protect register)

6.2 Registers

6.2.4 TRMOSCINIT (Initial trimming value monitor register)

For details about the specific setting and adjustment value of coarse trimming and fine trimming, refer to ["Ta](#page-71-0)[ble 6-1 Adjustment range".](#page-71-0)

6.2.5 TRMOSCSET (Trimming value setting register)

For details about the specific setting and adjustment value of coarse trimming and fine trimming, refer to ["Ta](#page-71-0)[ble 6-1 Adjustment range".](#page-71-0)

6.3 Operational Description

6.3.1 Outline

Oscillation is adjusted using coarse trimming values and fine trimming values.

The value setting before shipping can be checked with TRMOSCINIT<TRIMINITC> and <TRIMINITF>. When the value changing, set a new value to TRMOSCSET<TRIMSETC> and <TRIMSETF>. By setting "1" to TRMOSCEN<TRIMEN>, a setting value of the internal oscillator will be changed.

Note:After reset, writing to TRMOSCSET and TRMOSCEN is prohibited. When writing to these bits, TRMOSCPRO<PROTECT> must be set to "0xC1".

6.3.2 Adjustment range

In the coarse trimming, −57.6% to +55.8% adjustment by 1.8%-step is feasible. In the fine trimming, −2.4% to +2.1% adjustment by 0.3%-step is feasible. Table 6-1 shows a adjustment range.

Note: Each step value is assumed based on the typical condition. In the coarse trimming, it has ±0.2% margin of error. In the fine trimming, it has ±0.1% margin of error.

6.3.3 Internal Oscillation Frequency Measurement using TMRB

To measure a frequency of high-speed oscillator, the pulse width measurement function of TMRB can be used. First, choose an internal oscillator as a prescaler clock ΦT0 of TMRB. Second, input a pulse from TBxIN. Third, capture an up-counter value at the rising edge of the pulse using the capture function. Finally, determine the adjustment value using a difference between a frequency of TBxIN calculated with capture value and the actual frequency.
7. Exceptions

This chapter describes features, types and handling of exceptions.

Exceptions have close relation to the CPU core. Refer to "Cortex-M3 Technical Reference Manual" if needed.

7.1 Overview

There are two types of exceptions: those that are generated when some error condition occurs or when an instruction to generate an exception is executed; and those that are generated by hardware, such as an interrupt request signal from an external pin or peripheral function.

All exceptions are handled by the Nested Vectored Interrupt Controller (NVIC) in the CPU according to the respective priority levels. When an exception occurs, the CPU stores the current state to the stack and branches to the corresponding interrupt service routine (ISR). Upon completion of the ISR, the information stored to the stack is automatically restored.

7.1.1 Exception types

The following types of exceptions exist in the Cortex-M3.

For detailed descriptions on each exception, refer to "Cortex-M3 Technical Reference Manual".

- ・ Reset
- ・ Non-Maskable Interrupt (NMI)
- ・ Hard Fault
- Memory Management
- ・ Bus Fault
- ・ Usage Fault
- SVCall (Supervisor Call)
- Debug Monitor
- ・ PendSV
- **SysTick**
- External Interrupt

7.1.2 Handling Flowchart

The following shows how an exception/interrupt is handled. In the following descriptions, indicates hardware handling. indicates software handling.

Each step is described later in this chapter.

7.1.2.1 Exception Request and Detection

(1) Exception occurrence

Exception sources include instruction execution by the CPU, memory accesses, and interrupt requests from external interrupt pins or peripheral functions.

An exception occurs when the CPU executes an instruction that causes an exception or when an error condition occurs during instruction execution.

An exception also occurs by an instruction fetch from the Execute Never (XN) region or an access violation to the Fault region.

An interrupt request is generated from an external interrupt pin or peripheral function.For interrupts that are used for releasing a standby mode, relevant settings must be made in the clock generator. For details, refer to ["7.5 Interrupts"](#page-80-0).

(2) Exception detection

If multiple exceptions occur simultaneously, the CPU takes the exception with the highest priority.

Table 7-1 shows the priority of exceptions. "Configurable" means that you can assign a priority level to that exception. Memory Management, Bus Fault and Usage Fault exceptions can be enabled or disabled. If a disabled exception occurs, it is handled as Hard Fault.

No.	Exception type	Priority	Description
1	Reset	-3 (highest)	Reset pin, WDT, POR, VLTD, OFD or SYSRETREQ
2	Non-Maskable Interrupt	-2	WDT
3	Hard Fault	-1	Fault that cannot activate because a higher-priority fault is being han- dled or it is disabled
$\overline{4}$	Memory Management	Configurable	Exception from the Memory Protection Unit (MPU) (Note 1) Instruction fetch from the Execute Never (XN) region
5	Bus Fault	Configurable	Access violation to the Hard Fault region of the memory map
6	Usage Fault	Configurable	Undefined instruction execution or other faults related to instruction ex- ecution
$7 - 10$	Reserved	-	
11	SVCall	Configurable	System service call with SVC instruction
12	Debug Monitor	Configurable	Debug monitor when the CPU is not faulting
13	Reserved	—	
14	PendSV	Configurable	Pendable system service request
15	SysTick	Configurable	Notification from system timer
$16-$	External interrupt	Configurable	External interrupt pin or peripheral function (Note2)

Table 7-1 Exception Types and Priority

Note 1: **This product does not contain the MPU.**

Note 2: **External interrupts have different sources and numbers in each product. For details, se[e"7.5.1.5 List of Interrupt Sources"](#page-82-0).**

(3) Priority setting

Priority level

The external interrupt priority is set to the interrupt priority register and other exceptions are set to \leq PRI n $>$ bit in the system handler priority register.

The configuration $\leq PRI$ n> can be changed, and the number of bits required for setting the priority varies from 3 bits to 8 bits depending on products. Thus, the range of priority values you can specify is different depending on products.

In the case of 8-bit configuration, the priority can be configured in the range from 0 to 255. The highest priority is "0". If multiple elements with the same priority exist, the smaller the number, the higher the priority becomes.

Note: **<PRI_n> bit is defined as a 3-bit configuration with this product.**

・ Priority grouping

The priority group can be split into groups. By setting the <PRIGROUP> of the application interrupt and reset control register, <PRI_n> can be divided into the pre-emption priority and the sub priority.

A priority is compared with the pre-emption priority. If the priority is the same as the preemption priority, then it is compared with the sub priority. If the sub priority is the same as the priority, the smaller the exception number, the higher the priority.

The Table 7-2 shows the priority group setting. The pre-emption priority and the sub priority in the table are the number in the case that $\langle PRI \rangle$ is defined as an 8-bit configuration.

Table 7-2 Priority grouping setting

Note:**If the configuration of <PRI_n> is less than 8 bits, the lower bit is "0". For the example, in the case of 3-bit configuration, the priority is set as <PRI_n[7:5]> and <PRI_n[4:0] > is "00000".**

7.1.2.2 Exception Handling and Branch to the Interrupt Service Routine (Pre-emption)

When an exception occurs, the CPU suspends the currently executing process and branches to the interrupt service routine. This is called "pre-emption".

(1) Stacking

When the CPU detects an exception, it pushes the contents of the following eight registers to the stack in the following order :

- ・ Program Counter (PC)
- Program Status Register (xPSR)
- $r0$ to $r3$
- ・ r12
- ・ Link Register (LR)

The SP is decremented by eight words by the completion of the stack push.The following shows the state of the stack after the register contents have been pushed.

(2) fetching an ISR

The CPU enables instruction to fetch the interrupt processing with data store to the register.

Prepare a vector table containing the top addresses of ISRs for each exception.After reset, the vector table is located at address 0x0000 0000 in the Code area.By setting the Vector Table Offset Register, you can place the vector table at any address in the Code or SRAM space.

The vector table should also contain the initial value of the main stack.

(3) Late-arriving

If the CPU detects a higher priority exception before executing the ISR for a previous exception, the CPU handles the higher priority exception first. This is called "late-arriving".

A late-arriving exception causes the CPU to fetch a new vector address for branching to the corresponding ISR, but the CPU does not newly push the register contents to the stack.

(4) Vector table

The vector table is configured as shown below.

7.1 Overview

You must always set the first four words (stack top address, reset ISR address, NMI ISR address, and Hard Fault ISR address). Set ISR addresses for other exceptions if necessary.

7.1.2.3 Executing an ISR

An ISR performs necessary processing for the corresponding exception. ISRs must be prepared by the user.

An ISR may need to include code for clearing the interrupt request so that the same interrupt will not occur again upon return to normal program execution.

For details about interrupt handling, see ["7.5 Interrupts".](#page-80-0)

If a higher priority exception occurs during ISR execution for the current exception, the CPU abandons the currently executing ISR and services the newly detected exception.

7.1.2.4 Exception exit

(1) Execution after returning from an ISR

When returning from an ISR, the CPU takes one of the following actions :

・ Tail-chaining

If a pending exception exists and there are no stacked exceptions or the pending exception has higher priority than all stacked exceptions, the CPU returns to the ISR of the pending exception.

In this case, the CPU skips the pop of eight registers and push of eight registers when exiting one ISR and entering another. This is called "tail-chaining".

Returning to the last stacked ISR

If there are no pending exceptions or if the highest priority stacked exception is of higher priority than the highest priority pending exception, the CPU returns to the last stacked ISR.

Returning to the previous program

If there are no pending or stacked exceptions, the CPU returns to the previous program.

(2) Exception exit sequence

When returning from an ISR, the CPU performs the following operations :

・ Pop eight registers

Pops the eight registers (PC, xPSR, r0 to r3, r12 and LR) from the stack and adjust the SP.

・ Load current active interrupt number

Loads the current active interrupt number from the stacked xPSR. The CPU uses this to track which interrupt to return to.

Select SP

If returning to an exception (Handler Mode), SP is SP_main. If returning to Thread Mode, SP can be SP_main or SP_process.

7.2 Reset Exceptions

Reset exceptions are generated from the following six sources.

Use the Reset Flag (CGRSTFLG) Register of the Clock Generator to identify the source of a reset.

・ External reset pin

A reset exception occurs when an external reset pin changes from "Low" to "High".

・ Reset exception by POR

Please refer the chapter "POR Power on Reset circuit" for detail.

・ Reset exception by VLTD

Please refer the chapter "VLTD Voltage Detection Circuit" for detail.

・ Reset exception by OFD

Please refer the chapter "OFD Oscillation Frequency Detector" for detail.

・ Reset exception by WDT

The watchdog timer (WDT) has a reset generating feature. For details, see the chapter on the WDT.

・ Reset exception by SYSRESETREQ

A reset can be generated by setting the SYSRESETREQ bit in the NVIC's Application Interrupt and Reset Control Register.

7.3 Non-Maskable Interrupts (NMI)

The watchdog timer (WDT) has a non-maskable interrupt generating feature. For details, see the chapter on the WDT.

Use the NMI Flag (CGNMIFLG) Register of the clock generator to identify the source of a non-maskable interrupt.

7.4 SysTick

SysTick provides interrupt features using the CPU's system timer.

When you set a value in the SysTick Reload Value Register and enable the SysTick features in the SysTick Control and Status Register, the counter loads with the value set in the Reload Value Register and begins counting down.When the counter reaches "0", a SysTick exception occurs.You may be pending exceptions and use a flag to know when the timer reaches "0".

The SysTick Calibration Value Register holds a reload value for counting 10 ms with the system timer. The count clock frequency varies with each product, and so the value set in the SysTick Calibration Value Register also varies with each product.

Note:In this product, fosc which is selected by CGOSCCR <OSCSEL> by 32 is used as external referrence clock.

7.5 Interrupts

This chapter describes routes, sources and required settings of interrupts.

The CPU is notified of interrupt requests by the interrupt signal from each interrupt source.

It sets priority on interrupts and handles an interrupt request with the highest priority.

Interrupt requests for clearing a standby mode are notified to the CPU via the clock generator. Therefore, appropriate settings must be made in the clock generator.

7.5.1 Interrupt Sources

7.5.1.1 Interrupt route

Figure 7-1 shows an interrupt request route.

The interrupts issued by the peripheral function that is not used to release standby are directly input to the CPU (route1).

The peripheral function interrupts used to release standby (route 2) and interrupts from the external interrupt pin (route 3) are input to the clock generator and are input to the CPU through the logic for releasing standby (route 4 and 5).

If interrupts from the external interrupt pins are not used to release standby, they are directly input to the CPU, not through the logic for standby release (route 6).

Figure 7-1 Interrupt Route

7.5.1.2 Generation

An interrupt request is generated from an external pin or peripheral function assigned as an interrupt source or by setting the NVIC's Interrupt Set-Pending Register.

・ From external pin

Set the port control register so that the external pin can perform as an interrupt function pin.

From peripheral function

Set the peripheral function to make it possible to output interrupt requests.

See the chapter of each peripheral function for details.

By setting Interrupt Set-Pending Register (forced pending)

An interrupt request can be generated by setting the relevant bit of the Interrupt Set-Pending Register.

7.5.1.3 Transmission

An interrupt signal from an external pin or peripheral function is directly sent to the CPU unless it is used to exit a standby mode.

Interrupt requests from interrupt sources that can be used for clearing a standby mode are transmitted to the CPU via the clock generator. For these interrupt sources, appropriate settings must be made in the clock generator in advance. External interrupt sources not used for exiting a standby mode can be used without setting the clock generator.

7.5.1.4 Precautions when using external interrupt pins

If you use external interrupts, be aware the followings not to generate unexpected interrupts.

If input disabled (PxIE<PxmIE>="0"), inputs from external interrupt pins are "High". Also, if external interrupts are not used as a trigger to release standby (route 6 of [Figure 7-1\)](#page-80-0), input signals from the external interrupt pins are directly sent to the CPU. Since the CPU recognizes "High" input as an interrupt, interrupts occur if corresponding interrupts are enabled by the CPU as inputs are being disabled.

To use the external interrupt without setting it as a standby trigger, set the interrupt pin input as "Low" and enable it. Then, enable interrupts on the CPU.

7.5.1.5 List of Interrupt Sources

Table 7-3 shows the list of interrupt sources.

7.5.1.6 Active level

The active level indicates which change in signal of an interrupt source triggers an interrupt. The CPU recognizes interrupt signals in "High" level as interrupt. Interrupt signals directly sent from peripheral functions to the CPU are configured to output "High" to indicate an interrupt request.

Active level is set to the clock generator for interrupts which can be a trigger to release standby. Interrupt requests from peripheral functions are set as rising-edge or falling-edge triggered. Interrupt requests from interrupt pins can be set as level-sensitive ("High" or "Low") or edge-triggered (rising or falling).

If an interrupt source is used for clearing a standby mode, setting the relevant clock generator register is also required. Enable the CGIMCGx<INTxEN> bit and specify the active level in the CGIMCGx<EMCGx> bits. You must set the active level for interrupt requests from each peripheral function as shown in [Table 7-3](#page-82-0)

An interrupt request detected by the clock generator is notified to the CPU with a signal in "High" level.

7.5.2 Interrupt Handling

7.5.2.1 Flowchart

The following shows how an interrupt is handled.

7.5 Interrupts

7.5.2.2 Preparation

When preparing for an interrupt, you need to pay attention to the order of configuration to avoid any unexpected interrupt on the way.

Initiating an interrupt or changing its configuration must be implemented in the following order basically. Disable the interrupt by the CPU. Configure from the farthest route from the CPU. Then enable the interrupt by the CPU.

To configure the clock generator, you must follow the order indicated here not to cause any unexpected interrupt. First, configure the precondition. Secondly, clear the data related to the interrupt in the clock generator and then enable the interrupt.

The following sections are listed in the order of interrupt handling and describe how to configure them.

- 1. Disabling interrupt by CPU
- 2. CPU registers setting
- 3. Preconfiguration (1) (Interrupt from external pin)
- 4. Preconfiguration (2) (Interrupt from peripheral function)
- 5. Preconfiguration (3) (Interrupt Set-Pending Register)
- 6. Configuring the clock generator
- 7. Enabling interrupt by CPU

(1) Disabling interrupt by CPU

To make the CPU for not accepting any interrupt, write "1" to the corresponding bit of the PRI-MASK Register. All interrupts and exceptions other than non-maskable interrupts and hard faults can be masked.

Use "MSR" instruction to set this register.

Note 1: PRIMASK register cannot be modified by the user access level.

Note 2: If a fault causes when "1" is set to the PRIMASK register, it is treated as a hard fault.

(2) CPU registers setting

You can assign a priority level by writing to $\leq PRI$ n> field in an Interrupt Priority Register of the NVIC register.

Each interrupt source is provided with eight bits for assigning a priority level from 0 to 255, but the number of bits actually used varies with each product.Priority level 0 is the highest priority level.If multiple sources have the same priority, the smallest-numbered interrupt source has the highest priority.

You can assign grouping priority by using the <PRIGROUP> in the Application Interrupt and Reset Control Register.

Note:"n" indicates the corresponding exceptions/interrupts.

This product uses three bits for assigning a priority level.

(3) Preconfiguration (1) (Interrupt from external pin)

Set "1" to the port function register of the corresponding pin. Setting PxFRn[m] allows the pin to be used as the function pin. Setting PxIE[m] allows the pin to be used as the input port.

Note: x: port number / m: corresponding bit / n: function register number In modes other than STOP mode, setting PxIE to enable input enables the corresponding interrupt input regardless of the PxFR setting. Be careful not to enable interrupts that are not used. Also, be aware of the description of ["7.5.1.4 Precautions when using external interrupt pins"](#page-81-0).

(4) Preconfiguration (2) (Interrupt from peripheral function)

The setting varies depending on the peripheral function to be used. See the chapter of each peripheral function for details.

(5) Preconfiguration (3) (Interrupt Set-Pending Register)

To generate an interrupt by using the Interrupt Set-Pending Register, set "1" to the corresponding bit of this register.

Note:m: corresponding bit

(6) Configuring the clock generator

For an interrupt source to be used for exiting a standby mode, you need to set the active level and enable interrupts in the CGIMCGA register of the clock generator. The CGIMCGA register is capable of configuring each source.

Before enabling an interrupt, clear the corresponding interrupt request already held. This can avoid unexpected interrupt.To clear corresponding interrupt request, write a value corresponding to the interrupt to be used to the CGICRCG register.See ["7.6.3.2 CGICRCG \(CG Interrupt Request](#page-106-0) [Clear Register\)"](#page-106-0) for each value.

Interrupt requests from external pins can be used without setting the clock generator if they are not used for exiting a standby mode. However, an "High" pulse or "High"-level signal must be input so that the CPU can detect it as an interrupt request. Also, be aware of the description of ["7.5.1.4 Precautions when using external interrupt pins".](#page-81-0)

Note:n: register number / m: number assigned to interrupt source

(7) Enabling interrupt by CPU

Enable the interrupt by the CPU as shown below.

Clear the suspended interrupt in the Interrupt Clear-Pending Register. Enable the intended interrupt with the Interrupt Set-Enable Register. Each bit of the register is assigned to a single interrupt source.

Writing "1" to the corresponding bit of the Interrupt Clear-Pending Register clears the suspended interrupt. Writing "1" to the corresponding bit of the Interrupt Set-Enable Register enables the intended interrupt.

To generate interrupts in the Interrupt Set-Pending Register setting, factors to trigger interrupts are lost if pending interrupts are cleared. Thus, this operation is not necessary.

At the end, PRIMASK register is zero cleared.

Note 1: **m : corresponding bit**

Note 2: **PRIMASK register cannot be modified by the user access level.**

7.5.2.3 Detection by Clock Generator

If an interrupt source is used for exiting a standby mode, an interrupt request is detected according to the active level specified in the clock generator, and is notified to the CPU.

An edge-triggered interrupt request, once detected, is held in the clock generator. A level-sensitive interrupt request must be held at the active level until it is detected, otherwise the interrupt request will cease to exist when the signal level changes from active to inactive.

When the clock generator detects an interrupt request, it keeps sending the interrupt signal in "High" level to the CPU until the interrupt request is cleared in the CG Interrupt Request Clear (CGICRCG) Register. If a standby mode is exited without clearing the interrupt request, the same interrupt will be detected again when normal operation is resumed. Be sure to clear each interrupt request in the ISR.

7.5.2.4 Detection by CPU

The CPU detects an interrupt request with the highest priority.

7.5.2.5 CPU processing

On detecting an interrupt, the CPU pushes the contents of PC, PSR, r0-r3, r12 and LR to the stack then enter the ISR.

7.5.2.6 Interrupt Service Routine (ISR)

An ISR requires specific programming according to the application to be used. This section describes what is recommended at the service routine programming and how the source is cleared.

(1) Pushing during ISR

An ISR normally pushes register contents to the stack and handles an interrupt as required. The Cortex-M3 core automatically pushes the contents of PC, PSR, r0-r3, r12 and LR to the stack. No extra programming is required for them.

Push the contents of other registers if needed.

Interrupt requests with higher priority and exceptions such as NMI are accepted even when an ISR is being executed. We recommend you to push the contents of general-purpose registers that might be rewritten.

(2) Clearing an interrupt source

If an interrupt source is used for clearing a standby mode, each interrupt request must be cleared with the CG Interrupt Request Clear (CGICRCG) Register.

If an interrupt source is set as level-sensitive, an interrupt request continues to exist until it is cleared at its source. Therefore, the interrupt source must be cleared. Clearing the interrupt source automatically clears the interrupt request signal from the clock generator.

If an interrupt is set as edge-sensitive, clear an interrupt request by setting the corresponding value in the CGICRCG register. When an active edge occurs again, a new interrupt request will be detected.

7.6 Exception / Interrupt-Related Registers

The CPU's NVIC registers and clock generator registers described in this chapter are shown below with their respective addresses.

7.6.1 Register List

Note:Access to the "Reserved" areas is prohibited.

7.6.2 NVIC Registers

7.6.2.1 SysTick Control and Status Register

Note:In this product, fosc which is selected by CGOSCCR <OSCSEL> by 32 is used as external referrence clock.

7.6.2.2 SysTick Reload Value Register

7.6.2.3 SysTick Correct Value Register

7.6.2.4 SysTick Calibration Value Register

Note:In the case of a multishot, please use <TENMS>-1.

7.6.2.5 Interrupt Set-Enable Register 1

7.6.2.6 Interrupt Clear-Enable Register 1

7.6.2.7 Interrupt Set-Pending Register 1

7.6.2.8 Interrupt Clear-Pending Register 1

7.6.2.9 Interrupt Priority Register

Each interrupt is provided with eight bits of an Interrupt Priority Register.

The following shows the addresses of the Interrupt Priority Registers corresponding to interrupt numbers.

The number of bits to be used for assigning a priority varies with each product. This product uses three bits for assigning a priority.

The following shows the fields of the Interrupt Priority Registers for interrupt numbers 0 to 3. The Interrupt Priority Registers for all other interrupt numbers have the identical fields. Unused bits return "0" when read, and writing to unused bits has no effect.

7.6.2.10 Vector Table Offset Register

7.6.2.11 Application Interrupt and Reset Control Register

Note 1: **Little-endian is the default memory format for this product.**

Note 2: **When SYSRESETREQ is output, warm reset is performed on this product. <SYSRESETREQ> is cleared by warm reset.**

7.6.2.12 System Handler Priority Register

Each exception is provided with eight bits of a System Handler Priority Register.

The following shows the addresses of the System Handler Priority Registers corresponding to each exception.

The number of bits to be used for assigning a priority varies with each product. This product uses three bits for assigning a priority.

The following shows the fields of the System Handler Priority Registers for Memory Management, Bus Fault and Usage Fault. Unused bits return "0" when read, and writing to unused bits has no effect.

7.6.2.13 System Handler Control and State Register

Note:You must clear or set the active bits with extreme caution because clearing and setting these bits does not repair stack contents.

7.6.3 Clock generator registers

7.6.3.1 CGIMCGA (CG Interrupt Mode Control Register A)

Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.

Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

7.6.3.2 CGICRCG (CG Interrupt Request Clear Register)

7.6.3.3 CGNMIFLG (NMI Flag Register)

Note:<NMIFLG> are cleared to "0" when they are read.

7.6.3.4 CGRSTFLG (Reset Flag Register)

Note 1: This flag indicates a reset generated by the SYSRESETREQ bit of the Application Interrupt and Reset Control Register of the CPU's NVIC.

Note 2: This product has power-on reset circuit and this register is initialized only by power-on reset. Therefore, "1" is set to the <PONRSTF> bit in initial reset state right after power-on. Note that this bit is not set by the second and subsequent resets and this register is not cleared automatically. Write "0" to clear the register.

- 7. Exceptions
- 7.6 Exception / Interrupt-Related Registers

TOSHIBA

8. Digital Noise Filter Circuit (DNF)

The digital noise canceler circuit can eliminate noise of input signals from external interrupt pins at the certain range.

8.1 Configuration

Figure 8-1 Circuit diagram of digital noise filter

8.2 Registers

8.2.1 Register List

Base Address = 0x4006_0000

8.2.1.1 NFCKCR (Noise Filter Control Register)

Note:NFCKCR<NFCKS> setting is specified in NFENCR<NFEN[2:0]>="000".

Note:If external inputs are used to release STOP mode, the noise filter circuit cannot be used. Make sure to disable the noise filter enable bit of NFENCR register and stop the clock by NFCKCR register.

8.2.1.2 NFENCR (Noise Filter Enable register)

Note:Some pulses shorter than fsys cannot be filtered noise. Especially, in the case that fsys frequency is low, noise filtering operation may not be effective.

Note:Before external interrupt signals are enabled, clear the interrupt events and then set the corresponding bit of NFENCR register to be enabled.

Note:If external inputs are used to release STOP mode, the noise filter circuit cannot be used. Make sure to disable the noise filter enable bit of NFENCR register and stop the clock by NFCKCR register.

8.3 Operation Description

8.3.1 Configuration

The noise filter circuit consists of the noise filter circuit and interrupt request generation circuit.

It eliminates high level or low level noise from external inputs and then CG detects the rising/falling edge or signal level (high or low) to determine the signal state in each interrupt signal.

8.3.2 Operation

The noise filter eliminates high and low level noise from the external interrupt input INTx.

A noise filtering time is determined by the input level continuation time specified in NFCKCR<NFCKS>. If the time is less than 7 clocks, the input is determined as noise. If the time is over 8 clocks, the input is determined as an invalid signal. However, the determination of an input signal for 7 to 8 clocks varies depending on the edge timing.

8.3.3 Noise Filter Usable Operation Mode

The noise filter circuit can be used only in the NORMAL mode and IDLE mode.

8.3.4 Precautions on Use of STOP Mode

If STOP mode is used, the noise filter circuit cannot be used due to a stop of fsys clock. If external input are used to release STOP mode, set the following procedure: Set the interrupt enable bit to be disabled; set the noise filter enable/disable bit of NFENCR register; and stop the noise filter clock of NFCKCR register.

8.3.5 Minimum Noise Filtering Time

The noise filter circuit determines input levels to send the external interrupt signals if high level or low level inputs are continued to input over 8 clock periods specified in NFCKCR register.

NFCKCR <nfcks></nfcks>				
	20	32	40	Unit
001	0.7	0.44	0.35	
010	1.4	0.88	0.7	
011	2.8	1.75	1.4	
100	5.6	3.5	2.8	μs
101	11.2	7.0	5.6	
110	22.4	14.0	11.2	
111	44.8	28.0	22.4	

Table 8-1 Minimum noise filtering time

8. Digital Noise Filter Circuit (DNF)

8.3 Operation Description

9. Input / Output Ports

9.1 Port Functions

9.1.1 Function list

TMPM375FSDMG has 21 ports. Besides the ports function, these ports can be used as I/O pins for peripheral functions.

Table 9-1 shows the port function table.

Port	Pln	Input /Out- put	Pull-up Pull-down	Schmitt Input	Digital Noise Fil- ter circuit	Program- mable Open-drain	Function pin
PORTB							
	PB ₃	I/O	Pull-up / Pull-down	o	$\overline{}$	o	TMS / SWDIO, (RXD1)
	PB4	I/O	Pull-up / Pull-down	o		$\mathsf{o}\,$	TCK / SWCLK, (TXD1)
	PB ₅	I/O	Pull-up / Pull-down	o	$\overline{}$	o	TDO / SWV, SCK0, (SDA0 / SO0)
	PB ₆	I/O	Pull-up / Pull-down	o	o	$\mathsf{o}\xspace$	TDI, SCL0 / SI0, TB7OUT, INT6, RXD1
PORTE							
	PE ₀	I/O	Pull-up / Pull-down	o	$\overline{}$	$\mathsf{o}\xspace$	TXD0, ENCA
	PE ₁	I/O	Pull-up / Pull-down	o	$\overline{}$	$\mathsf{o}\xspace$	RXD0, TB4IN, ENCB
	PE ₂	I/O	Pull-up / Pull-down	o	$\mathsf{o}\xspace$	$\mathsf{o}\xspace$	SCLK0, CTS0, ENCZ, INT7, (SCL0)
PORTF							
	PF ₀	I/O	Pull-up / Pull-down	$\mathsf{o}\,$	o	o	TB7IN, SDA0 / SO0, BOOT, INTC, TXD1
PORTG							
	PG ₀	I/O	Pull-up / Pull-down	o	$\overline{}$	o	U ₀
	PG1	I/O	Pull-up / Pull-down	o		o	X ₀
	PG ₂	I/O	Pull-up / Pull-down	o	ä,	\circ	V ₀
	PG3	I/O	Pull-up / Pull-down	o	$\overline{}$	$\mathsf{o}\,$	Y ₀
	PG4	I/O	Pull-up / Pull-down	o	$\overline{}$	o	W ₀
	PG ₅	I/O	Pull-up / Pull-down	o	$\overline{}$	o	Z ₀
	PG ₆	I/O	Pull-up / Pull-down	o	$\overline{}$	$\mathsf{o}\,$	EMG, OVV
PORTJ							
	PJ6	I/O	Pull-up / Pull-down	o	$\frac{1}{2}$	o	AINB9
	PJ7	I/O	Pull-up / Pull-down	o	$\overline{}$	$\mathsf{o}\xspace$	AINB10
PORTK							
	PK ₀	I/O	Pull-up / Pull-down	o	$\overline{}$	o	AINB11
	PK ₁	1/O	Pull-up / Pull-down	o	$\overline{}$	\circ	AINB12
PORTM							
	PM ₀	1/O	Pull-up / Pull-down	o	$\overline{}$	o	X1
	PM ₁	I/O	Pull-up / Pull-down	$\mathsf{o}\xspace$	$\overline{}$	o	X ₂

Table 9-1 Port Function List

ο : Exist

- : Not Exist

9.1.2 Port Registers Outline

The following registers need to be configured to use ports.

・ PxDATA: Port x data register

To read / write port data.

- PxCR: Port x output control register To control output. PxIE needs to be configured to control input.
- ・ PxFRn: Port x function register n

To set function.

An assigned function can be activated by setting "1".

・ PxOD: Port x open drain control register

To control the programmable open drain.

Programmable open drain is function to be materialized pseudo-open-drain by setting the PxOD. When PxOD is set "1", output buffer is disabled and pseudo-open-drain is materialized.

- PxPUP: Port x pull-up control register To control programmable pull ups.
- ・ PxPDN: Port x pull-down control register To control programmable pull downs.
- ・ PxIE:Port x input control register

To control inputs.

For avoided through current, default setting prohibits inputs.

9.1.3 Port States in STOP Mode

Input and output in STOP mode are enabled / disabled by the CGSTBYCR<DRVE> bit.

If PxIE or PxCR is enabled with <DRVE>=1, input or output is enabled respectively in STOP mode. If<DRVE>=0, both input and output are disabled in STOP mode except for some ports even if PxIE or PxCR are enabled.

Table 9-2 shows the pin conditions in STOP mode.

	Pin name	1/O	$<$ DRVE $>$ = 0	$<$ DRVE $>$ = 1	
Not port	RESET, MODE	Input only	o		
	VOUT15, VOUT3	Output only	\circ		
Port	X1	Input only	$\boldsymbol{\mathsf{x}}$		
	X ₂	Output only	"High" level output		
	TMS TCK TDI	Input	o		
	TDO/SWV	Output	Enabled when data is valid. Disabled when data is invalid.		
	SWCLK	Input	Ω		
		Input	o		
	SWDIO	Output	Enabled when data is valid. Disabled when data is invalid.		
	U ₀ V ₀ W₀ X ₀ Y ₀ Z ₀	Output	Enabled when data is valid. Disabled when data is invalid.		
	INT6, INT7, INTC	Input	o		
	Other function pins other	Input	×	o	
	than the above or the ports that are used as gen- eral purpose ports.	Output	×	o	

Table 9-2 Port conditions in STOP mode

ο : Input or output enabled.

× : Input or output disabled.

This chapter describes the port registers detail.

This chapter describes only "circuit type" reading circuit configuration. For detailed circuit diagram, refer to the chapter of "Port Section Equivalent Circuit Schematic".

9.2.1 Port B (PB3 to PB6)

The port B is a general-purpose, 4-bit input / output port.For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port B performs the debug interface function, the serial interface function (SIO/UART), the external signal interrupt input and the 16-bit timer output function.

Reset initializes PB3, PB4, PB5, PB6 to perform debug interface function.

When PB3 functions as the TMS or SWDIO, input, output and pull-up are enabled. When PB4 functions as the TCK or SWCLK, input, pull-down are enabled.

When PB5 functions as the TDO or SWV, output is enabled. When PB6 functions TDI, input, pull-up are enabled.

To use the external interrupt input for releasing STOP mode, select this function in the PBFR4 and enable input in the PBIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note:In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

9.2.1.1 Port B register

9.2.1.2 PBDATA (Port B data register)

9.2.1.3 PBCR (Port B output control register)

9.2.1.4 PBFR1 (Port B function register 1)

9.2.1.5 PBFR2 (Port B function register 2)

Note:Both PB6 pin and PE2 pin are assingned the SCL0 function. When this function is used, it should be set as follows.

9.2.1.6 PBFR3 (Port B function register 3)

9.2.1.7 PBFR4 (Port B function register 4)

9.2.1.8 PBFR5 (Port B function register 5)

Note:Both PB6 pin and PB3 pin are assingned the RXD1 function, both PB5 pin and PF0 pin are assingned the SDA0/SO0 function, moreover, both PB4 pin and PF0 pin are assingned the TXD1 function as well. When these function are used, it should be set as follows.

9.2.1.9 PBOD (Port B open drain control register)

9.2.1.10 PBPUP (Port B pull-up control register)

9.2.1.11 PBPDN (Port B pull-down control register)

9.2.1.12 PBIE (Port B input control register)

9.2.2 Port E (PE0 to PE2)

The port E is a general-purpose, 3-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port E performs the serial interface function (SIO / UART), the serial bus interface function (I2C / SIO), the Encoder input function, the external signal interrupt input and the 16-bit timer input function.

Reset initializes all bits of the port E as general-purpose ports with input, output, pull-up and pull-down disabled.

The Port E have several types of function register. If you use the port E as a general-purpose port, set "0" to the corresponding bit of the several registers. If you use the port E as other than a general-purpose port, set "1" to the corresponding bit of the function register. Do not set "1" to the some function registers at the same time.

To use the external interrupt input for releasing STOP mode, select this function in the PEFR4 and enable input in the PEIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note:In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

9.2.2.2 PEDATA (Port E data register)

9.2.2.3 PECR (Port E output control register)

9.2.2.4 PEFR1 (Port E function register 1)

9.2.2.5 PEFR2 (Port E function register 2)

9.2.2.6 PEFR3 (Port E function register 3)

9.2.2.7 PEFR4 (Port E function register 4)

9.2.2.8 PEFR5 (Port E function register 5)

Note:Both PB6 pin and PE2 pin are assingned the SCL0 function. When this function is used, it should be set as follows.

9.2.2.9 PEOD (Port E open drain control register)

9.2.2.10 PEPUP (Port E pull-up control register)

9.2.2.11 PEPDN (Port E pull-down control register)

9.2.2.12 PEIE (Port E input control register)

9.2.3 Port F (PF0)

The port F is a general-purpose, 1-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port F performs the serial bus interface function (I2C / SIO), the serial interface function (UART), the 16-bit timer input function and the operation mode setting.

While a reset signal is in "0"state, the PF0 input and pull-up are enabled. At the rising edge of the reset signal, if PF0 is "1", the device enters single mode and boots from the on-chip flash memory. If PF0 is "0", the device enters single boot mode and boots from the internal boot program. For details of single boot mode, refer to Chapter "Flash Memory Operation".

Reset initializes a bit of the port F function registers as general-purpose ports with input, output, pull-up and pull-down disabled.

After reset sequence, the PF0 is disabled with input and pull-up based on initial setting of PFIE and PFPUP registers.

To use the external interrupt input for releasing STOP mode, select this function in the PFFR4 and enable input in the PFIE register. These settings enable the interrupt input even if the CGSTBYCR<DRVE> bit in the clock / mode control block is set to stop driving of pins during STOP mode.

Note:In modes other than STOP mode, interrupt input is enabled regardless of the PxFR register setting if input is enabled in PxIE. Make sure to disable unused interrupts when programming the device.

9.2.3.1 Port F register

9.2.3.2 PFDATA (Port F data register)

9.2.3.3 PFCR (Port F output control register)

9.2.3.4 PFFR1 (Port F function register 1)

9.2.3.5 PFFR2 (Port F function register 2)

Note:Both PB5 pin and PF0 pin are assingned the SDA0/SO0 function. When this function is used, it should be set as follows.

9.2.3.6 PFFR4 (Port F function register 4)

9.2.3.7 PFFR5 (Port F function register 5)

Note:Both PB4 pin and PF0 pin are assingned the TXD1 function. When this function is used, it should be set as follows.

9.2.3.8 PFOD (Port F open drain control register)

9.2 Port functions

9.2.3.9 PFPUP (Port F pull-up control register)

9.2.3.10 PFPDN (Port F pull-down control register)

9.2.3.11 PFIE (Port F input control register)

9.2.4 Port G (PG0 to PG6)

The port G is a general-purpose, 7-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port G performs the input/output port for three-phase motor control (PMD) function.

Reset initializes all bits of the port G as general-purpose ports with input, output, pull-up and pull-down disabled.

9.2.4.1 Port G register

9.2.4.2 PGDATA (Port G data register)

9.2.4.3 PGCR (Port G output control register)

9.2 Port functions

9.2.4.4 PGFR1 (Port G function register 1)

9.2.4.5 PGFR2 (Port G function register 2)

9.2 Port functions

9.2.4.6 PGOD (Port G open drain control register)

9.2.4.7 PGPUP (Port G pull-up control register)

9.2.4.8 PGPDN (Port G pull-down control register)

9.2.4.9 PGIE (Port G input control register)

9.2.5 Port J (PJ6 to PJ7)

The port J is a general-purpose, 2-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port J performs the analog input of the AD converter.

Reset initializes all bits of the port J as general-purpose ports with input, output, pull-up and pull-down disabled.

Note:Unless you use all the bits of port J as analog input pins, the conversion accuracy may be reduced.Be sure to verify that this causes no problem on your system.

9.2.5.1 Port J register

 $Addrees = \frac{0 \times 4000}{0240}$

9.2.5.2 PJDATA (Port J data register)

9.2.5.3 PJCR (Port J output control register)

9.2 Port functions

9.2.5.4 PJOD (Port J open drain control register)

9.2.5.5 PJPUP (Port J pull-up control register)

9.2.5.6 PJPDN (Port J pull-down control register)

9.2.5.7 PJIE (Port J input control register)

9.2.6 Port K (PK0 to PK1)

The port K is a general-purpose, 2-bit input / output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input / output function, the port K performs the analog input of the AD converter.

Reset initializes all bits of the port K as general-purpose ports with input, output, pull-up and pull-down disabled.

Note:Unless you use all the bits of port K as analog input pins, conversion accuracy may be reduced.Be sure to verify that this causes no problem on your system.

9.2.6.1 Port K register

9.2.6.2 PKDATA (Port K data register)

9.2.6.3 PKCR (Port K output control register)

9.2 Port functions

9.2.6.4 PKOD (Port K open drain control register)

9.2.6.5 PKPUP (Port K pull-up control register)

9.2.6.6 PKPDN (Port K pull-down control register)

9.2.6.7 PKIE (Port K input control register)

9.2.7 Port M (PM0 to PM1)

The port M is a general-purpose, 2-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Besides the general-purpose input/output function, the port M performs the high-speed oscilla- $\text{tor1}(X1 \text{ and } X2)$ by CGOSCCR<HOSCON>=1.

While it become CGOSCCR<HOSCON>=1, each register of port M can not change to write. The procedure when it is used as an outside high-speed oscillator connection terminal, refer to a chapter of the "system clock".(Note1)

Reset initializes all bits of the port M as general-purpose ports with input, output, pull-up and pull-down disabled.(Note2)

- Note 1: If one of the Port M registers except PMDATA and PMOD is not equal to the initial value, CGOSCCR<HO-SCON> can not be set to "1".
- Note 2: The high-speed clock chosen after reset cancellation is a built-in high-speed clock. Therefore, in the initial state, it become port M.

9.2.7.1 Port M register

9.2.7.2 PMDATA (Port M data register)

9.2.7.3 PMCR (Port M output control register)

9.2 Port functions

9.2.7.4 PMOD (Port M open drain control register)

9.2.7.5 PMPUP (Port M pull-up control register)

9.2.7.6 PMPDN (Port M pull-down control register)

9.2.7.7 PMIE (Port M input control register)

9.3 Block Diagrams of Ports

9.3.1 Port Types

The ports are classified as shown below. Please refer to the following pages for the block diagrams of each port type.

Dot lines in the figure indicate the part of the equivalent circuit described in the "Block diagrams of ports".

int : Interrupt input

- : Not exist

o : exist

R : Forced disable during reset

NoR : Unaffected by reset

9.3.2 Type FT1

Figure 9-1 Port Type FT1

9.3.3 Type FT2

Figure 9-2 Port Type FT2

9.3.4 Type FT3

Figure 9-3 Port Type FT3

9.3.5 Type FT4

Figure 9-4 Port Type FT4

9.3.6 Type FT5

Figure 9-5 Port Type FT5

9.3.7 Type FT6

Figure 9-6 Port Type FT6

9.4 Appendix Port Setting List

The following table shows the register setting for each function.

Initialization of the ports where the [·]does not exist in the "After reset" field is set to "0" for all register settings. Setting for the bit "x" can be arbitrarily-specified.

9.4.1 Port B Setting

Table 9-4 Port Setting List(Port B)

9.4.2 Port E Setting

Table 9-5 Port Setting List(Port E)

Pin	Port Type	Function	After reset	PE CR	PE FR ₁	PE FR ₂	PE FR ₃	PE FR4	PE FR ₅	PE OD	PE PUP	PE PDN	PE IE
PE ₀	$\overline{}$	Input Port		$\mathbf 0$	$\mathbf 0$	L.	$\mathbf 0$	\blacksquare	$\overline{}$	x	X	x	1
		Output Port		$\mathbf{1}$	$\mathbf 0$	$\overline{}$	$\mathbf 0$	\blacksquare	$\overline{}$	x	X	X	$\pmb{0}$
	FT ₁	TXD0 (Output)		$\mathbf{1}$	$\mathbf{1}$	$\overline{}$	$\mathbf 0$	\blacksquare	$\overline{}$	x	X	x	0
		ENCA (Input)		$\mathbf 0$	Ω	$\overline{}$	$\mathbf{1}$	\blacksquare	$\overline{}$	X	X	x	$\mathbf{1}$
PE ₁		Input Port		$\mathbf 0$	Ω	Ω	Ω	\blacksquare	$\overline{}$	X	X	X	$\mathbf{1}$
		Output Port		$\mathbf{1}$	Ω	Ω	$\mathbf 0$	$\overline{}$	$\overline{}$	X	X	X	$\pmb{0}$
	FT ₁	RXD0 (Input)		$\mathbf 0$	$\mathbf{1}$	Ω	Ω	\blacksquare	$\overline{}$	x	X	X	$\mathbf{1}$
		TB4IN (Input)		$\mathbf 0$	Ω	1	Ω	\blacksquare	$\overline{}$	x	X	x	$\mathbf{1}$
		ENCB (Input)		$\mathbf 0$	Ω	$\mathbf 0$	$\mathbf{1}$	\blacksquare	$\overline{}$	x	X	x	$\mathbf{1}$
PE ₂		Input Port		$\mathbf 0$	Ω	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 0$	x	X	x	$\mathbf{1}$
		Output Port		$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 0$	x	x	x	$\pmb{0}$
	FT ₁	SCLK0 (I / O)		$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 0$	X	X	X	1
		CTS0 (Input)		$\mathbf 0$	$\mathbf 0$	1	$\mathbf 0$	0	$\mathbf 0$	X	X	x	$\mathbf{1}$
		ENCZ (Input)		$\mathbf 0$	Ω	Ω	$\mathbf{1}$	0	$\mathbf 0$	x	x	x	$\mathbf{1}$
	FT4	INT7 (Input)		$\mathbf 0$	Ω	Ω	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	x	X	x	$\mathbf{1}$
	FT ₁	SCL0 (I / O)		1	Ω	$\mathbf 0$	$\mathbf 0$	0	1	x	x	x	$\mathbf{1}$

9.4.3 Port F Setting

Table 9-6 Port Setting List(Port F)

Note:The PF0 input and pull-up are enabled and act as BOOT input pin while a RESET pin is in "Low" state. This case, the port type is FT6.

9.4.4 Port G Setting

9.4.5 Port J Setting

Table 9-8 Port Setting List(Port J)

9.4.6 Port K Setting

Table 9-9 Port Setting List(Port K)

9.4.7 Port M Setting

Table 9-10 Port Setting List(Port M)

Note:X1 and X2 function are available.

TOSHIBA

10. 16-bit Timer / Event Counters (TMRB)

10.1 Outline

TMRB operate in the following four operation modes:

- ・ 16-bit interval timer mode
- ・ 16-bit event counter mode
- ・ 16-bit programmable pulse generation mode (PPG)
- ・ External trigger Programmable pulse generation mode (PPG)

The use of the capture function allows TMRB to perform the following two measurements.

- ・ One shot pulse output by an external trigger
- ・ Pulse width measurement

In the following explanation of this section, "x" indicates a channel number.

10.2 Differences in the Specifications

TMPM375FSDMG contains 4-channel of TMRB.

Each channel functions independently and the channels operate in the same way except for the differences in their specification as shown in Table 10-1.

10.3 Configuration

Each channel consists of a 16-bit up-counter, two 16-bit timer registers (double-buffered), two 16-bit capture registers, two comparators, a capture input control, a timer flip-flop and its associated control circuit. Timer operation modes and the timer flip-flop are controlled by a register.

10.4 Registers

10.4.1 Register list according to channel

The following table shows the register names and addresses of each channel.

10.4.2 TBxEN(Enable register)

- Note 1: When the external trigger start is used (<SSEL>=1), select <CSSEL> and <TRGSEL> before the setting of <TBRUN>=<TBPRUN>=1.
- Note 2: When the counter is stopped (<TBRUN>="0") and TBxUC<TBUC[15:0]> is read, the value which was captured when the counter was operated is read.

10.4.4 TBxCR(Control register)

Note 1: Do not modify TBxCR during operating TMRB.

Note 2: When the external trigger start is used (<CSSEL>=1), select <CSSEL> and <TRGSEL> before the setting of <TBRUN>=<TBPRUN>=1.

10.4.5 TBxMOD(Mode register)

Note:Do not change TBxMOD register while the timer is operating.

10.4.6 TBxFFCR(Flip-flop control register)

Note:Do not change TBxFFCR register while the timer is operating.

10.4.7 TBxST(Status register)

Note 1: The factors only which is not masked by TBxIM output interrupt request to the CPU.Even if the mask setting is done, the flag is set.

Note 2: The flag is cleared by reading the TBxST register.To clear the flag, TBxST register should be read.

10.4.8 TBxIM(Interrupt mask register)

Note:Even if mask configuration by TBxIM register is valid, the status is set to TBxST register.

10.4.9 TBxUC(Up counter capture register)

Note:When the counter is operated and TBxUC is read, the value of the up counter is captured and read.

10.4.10 TBxRG0(Timer register 0)

10.4.11 TBxRG1(Timer register 1)

10.4.12 TBxCP0(Capture register 0)

10.4.13 TBxCP1(Capture register 1)

10.5 Description of Operations for Each Circuit

The channels operate in the same way, except for the differences in their specifications as shown in [Table 10-1.](#page-177-0)

10.5.1 Prescaler

There is a 4-bit prescaler to generate the source clock for up-counter UC.

The prescaler input clock φT0 is fperiph/1, fperiph/2, fperiph/4, fperiph/8, fperiph/16 or fperiph/32 selected by CGSYSCR<PRCK[2:0]> in the CG. The peripheral clock, fperiph, is either fgear, a clock selected by CGSYSCR<FPSEL> in the CG, or fc, which is a clock before it is divided by the clock gear.

The operation or the stoppage of a prescaler is set with TBxRUN<TBPRUN> where writing "1" starts counting and writing "0" clears and stops counting. Table 10-2 show prescaler output clock resolutions.

Select	Clock gear value CGSYSCR <gear[2:0]></gear[2:0]>	Select prescaler clock CGSYSCR <prck[2:0]></prck[2:0]>	Prescaler output clock function			
peripheral clock CGSYSCR <fpsel></fpsel>			φT1	φТ4	φT16	
		000 (fperiph/1)	fc/2 ¹ (0.05 μ s)	fc/ 2^3 (0.2 μ s)	fc/2 ⁵ $(0.8 \,\mu s)$	
		001 (fperiph/2)	fc/2 $2(0.10 \text{ }\mu\text{s})$	fc/2 ⁴ (0.4 μ s)	fc/ 2^6 (1.6 µs)	
		010 (fperiph/4)	fc/ 2^3 (0.2 µs)	fc/ 2^5 (0.8 µs)	fc/2 ⁷ (3.2 μ s)	
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ $(0.4 \mu s)$	fc/ 2^6 (1.6 µs)	fc/ 2^8 (6.4 µs)	
		100 (fperiph/16)	fc/2 ⁵ $(0.8 \text{ }\mu\text{s})$	fc/2 ⁷ (3.2 μ s)	$fc/2^9$ (12.8 µs)	
		101 (fperiph/32)	fc/ 2^6 (1.6 µs)	fc/2 8 (6.4 µs)	fc/2 ¹⁰ (25.6 μ s)	
		000 (fperiph/1)	⁻	fc/ 2^3 (0.2 µs)	fc/ 2^5 (0.8 µs)	
		001 (fperiph/2)	fc/2 2 (0.10 µs)	fc/2 ⁴ (0.4 μ s)	fc/ 2^6 (1.6 µs)	
		010 (fperiph/4)	fc/2 3 (0.2 µs)	fc/2 ⁵ (0.8 μ s)	fc/2 ⁷ (3.2 μ s)	
	100 (fc/2)	011 (fperiph/8)	$fc/24$ (0.4 μs)	fc/ 2^6 (1.6 µs)	fc/ 2^8 (6.4 µs)	
		100 (fperiph/16)	fc/2 ⁵ $(0.8 \text{ }\mu\text{s})$	fc/2 ⁷ (3.2 μ s)	fc/2 9 (12.8 µs)	
		101 (fperiph/32)	fc/ 2^6 (1.6 µs)	fc/ 2^8 (6.4 µs)	fc/2 ¹⁰ (25.6 μ s)	
		000 (fperiph/1)		fc/ 2^3 (0.2 μ s)	fc/ 25 (0.8 µs)	
		001 (fperiph/2)	$\overline{}$	fc/2 ⁴ (0.4 μ s)	fc/ 2^6 (1.6 µs)	
		010 (fperiph/4)	fc/2 3 (0.2 µs)	fc/2 ⁵ $(0.8 \,\mu s)$	fc/2 ⁷ (3.2 μ s)	
1(fc)	101 (fc/4)	011 (fperiph/8)	$fc/2^4$ (0.4 μs)	fc/2 6 (1.6 µs)	fc/ 2^8 (6.4 µs)	
		100 (fperiph/16)	fc/ 2^5 (0.8 µs)	fc/2 ⁷ (3.2 μ s)	fc/ 2^9 (12.8 µs)	
		101 (fperiph/32)	fc/2 6 (1.6 µs)	fc/2 8 (6.4 µs)	fc/2 ¹⁰ (25.6 μ s)	
		000 (fperiph/1)			fc/2 ⁵ $(0.8 \text{ }\mu\text{s})$	
		001 (fperiph/2)		fc/2 ⁴ (0.4 μ s)	fc/ 2^6 (1.6 µs)	
	110 (fc/8)	010 (fperiph/4)		fc/2 ⁵ (0.8 μ s)	fc/2 ⁷ (3.2 μ s)	
		011 (fperiph/8)	$fc/24$ (0.4 μs)	fc/ 2^6 (1.6 µs)	fc/2 8 (6.4 µs)	
		100 (fperiph/16)	fc/ 2^5 (0.8 µs)	fc/2 7 (3.2 µs)	fc/ 2^9 (12.8 µs)	
		101 (fperiph/32)	fc/2 6 (1.6 µs)	fc/2 8 (6.4 µs)	fc/2 ¹⁰ (25.6 μ s)	
	111 (fc/16)	000 (fperiph/1)			fc/ 2^5 (0.8 µs)	
		001 (fperiph/2)			fc/ 2^6 (1.6 µs)	
		010 (fperiph/4)		fc/2 $5(0.8 \text{ }\mu\text{s})$	$fc/2^7$ (3.2 µs)	
		011 (fperiph/8)		fc/ 2^6 (1.6 µs)	fc/ 2^8 (6.4 µs)	
		100 (fperiph/16)	fc/ 2^5 (0.8 µs)	fc/2 ⁷ (3.2 μ s)	fc/2 $9(12.8 \text{ }\mu\text{s})$	
		101 (fperiph/32)	$fc/2^6$ (1.6 µs)	$fc/2^8$ (6.4 µs)	$fc/2^{10}$ (25.6 µs)	

Table 10-2 Prescaler Output Clock Resolutions (fc = 40MHz)

Note 1: The prescaler output clock φTn must be selected so that φTn < fsys is satisfied (so that φTn is slower than fsys). Note 2: Do not change the clock gear while the timer is operating.

Note 3: "−" denotes a setting prohibited.

Table 10-3 Prescaler Output Clock Resolutions (fc = 40MHz)

Select	Clock gear value CGSYSCR <gear[2:0]></gear[2:0]>	Select prescaler clock CGSYSCR <prck[2:0]></prck[2:0]>	Prescaler output clock function			
peripheral clock CGSYSCR <fpsel></fpsel>			φT32	φΤ64	φT128	φT256
	000 (fc)	000 (fperiph/1)	fc/ 2^6 (1.6 µs)	fc/2 ⁷ (3.2 μ s)	fc/2 8 (6.4 µs)	fc/ 2^9 (12.8 µs)
		001 (fperiph/2)	fc/2 ⁷ (3.2 μ s)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)	fc/2 ¹⁰ (25.6 μ s)
		010 (fperiph/4)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)	$fc/2^{10}$ (25.6µs)	$fc/2^{11}$ (51.2µs)
		011 (fperiph/8)	fc/ 2^9 (12.8 μ s)	fc/2 ¹⁰ (25.6 μ s)	$fc/2^{11}$ (51.2 µs)	fc/2 ¹² (102.4µs)
		100 (fperiph/16)	$fc/2^{10}$ (25.6µs)	$fc/2^{11}$ (51.2µs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 µs)
		101 (fperiph/32)	$fc/2^{11}$ (51.2µs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 μ s)	fc/2 ¹⁴ (409.6µs)
		000 (fperiph/1)	fc/ 2^6 (1.6 µs)	fc/2 ⁷ (3.2 μ s)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)
		001 (fperiph/2)	fc/2 7 (3.2 µs)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)	$fc/2^{10}$ (25.6µs)
		010 (fperiph/4)	fc/2 8 (6.4 µs)	fc/ 2^9 (12.8 µs)	$fc/2^{10}$ (25.6µs)	$fc/2^{11}$ (51.2µs)
	100 (fc/2)	011 (fperiph/8)	fc/ 2^9 (12.8 μ s)	fc/2 ¹⁰ (25.6 μ s)	$fc/2^{11}$ (51.2 µs)	fc/2 ¹² (102.4µs)
		100 (fperiph/16)	$fc/2^{10}$ (25.6µs)	$fc/2^{11}$ (51.2µs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 µs)
		101 (fperiph/32)	$fc/2^{11}$ (51.2µs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 µs)	fc/2 ¹⁴ (409.6µs)
	101 (fc/4)	000 (fperiph/1)	fc/ 2^6 (1.6 µs)	$fc/2^7$ (3.2 µs)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)
		001 (fperiph/2)	fc/2 ⁷ (3.2 μ s)	fc/ 2^8 (6.4 µs)	fc/2 9 (12.8 µs)	$fc/2^{10}$ (25.6µs)
1(fc)		010 (fperiph/4)	fc/2 8 (6.4 µs)	fc/ 2^9 (12.8 µs)	$fc/2^{10}$ (25.6µs)	$fc/2^{11}$ (51.2µs)
		011 (fperiph/8)	fc/ 2^9 (12.8 μ s)	fc/2 ¹⁰ (25.6 µs)	fc/2 ¹¹ (51.2 μ s)	fc/2 ¹² (102.4µs)
		100 (fperiph/16)	$fc/2^{10}$ (25.6µs)	$fc/2^{11}$ (51.2 μs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 μ s)
		101 (fperiph/32)	$fc/2^{11}$ (51.2 μs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 μ s)	$fc/2^{14}$ (409.6µs)
	110 (fc/8)	000 (fperiph/1)	fc/ 2^6 (1.6 µs)	fc/2 ⁷ (3.2 μ s)	fc/2 8 (6.4 µs)	fc/2 9 (12.8 µs)
		001 (fperiph/2)	fc/2 ⁷ (3.2 μ s)	$fc/2^8$ (6.4 µs)	fc/2 9 (12.8 µs)	$fc/2^{10}$ (25.6 μs)
		010 (fperiph/4)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)	fc/2 ¹⁰ (25.6 μ s)	fc/2 ¹¹ (51.2 μ s)
		011 (fperiph/8)	fc/ 2^9 (12.8 μ s)	fc/2 ¹⁰ (25.6 μ s)	fc/2 ¹¹ (51.2 μ s)	fc/2 ¹² (102.4 μ s)
		100 (fperiph/16)	fc/ 2^{10} (25.6 μ s)	$fc/2^{11}$ (51.2 μs)	fc/2 ¹² (102.4 µs)	fc/2 ¹³ (204.8 µs)
		101 (fperiph/32)	$fc/2^{11}$ (51.2 μs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 μ s)	$fc/2^{14}$ (409.6µs)
	111 (fc/16)	000 (fperiph/1)	fc/ 2^6 (1.6 µs)	fc/2 ⁷ (3.2 μ s)	$fc/2^8$ (6.4 µs)	fc/ 2^9 (12.8 µs)
		001 (fperiph/2)	fc/2 ⁷ (3.2 μ s)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)	fc/2 ¹⁰ (25.6 μ s)
		010 (fperiph/4)	fc/ 2^8 (6.4 µs)	fc/ 2^9 (12.8 µs)	fc/ 2^{10} (25.6 μ s)	$fc/2^{11}$ (51.2 μs)
		011 (fperiph/8)	fc/ 2^9 (12.8 μ s)	fc/2 ¹⁰ (25.6 µs)	fc/2 ¹¹ (51.2 μ s)	fc/2 ¹² (102.4µs)
		100 (fperiph/16)	fc/ 2^{10} (25.6 μ s)	$fc/2^{11}$ (51.2 μs)	fc/2 ¹² (102.4 μ s)	fc/2 ¹³ (204.8 µs)
		101 (fperiph/32)	$fc/2^{11}$ (51.2µs)	$fc/2^{12}$ (102.4 µs)	fc/2 ¹³ (204.8 μ s)	$fc/2^{14}$ (409.6µs)

Table 10-3 Prescaler Output Clock Resolutions (fc = 40MHz)

Note 1: The prescaler output clock φTn must be selected so that φTn < fsys is satisfied (so that φTn is slower than fsys). Note 2: Do not change the clock gear while the timer is operating.

Note 3: "−" denotes a setting prohibited.

10.5.2 Up-counter (UC)

UC is a 16-bit binary counter.

Source clock

UC source clock, specified by TBxMOD<TBCLK[2:0]>, can be selected from either three types φT1, φT4, φT16 ,φT32, φT64, φT128,φT256of prescaler output clock or the external clock of the TBxIN pin.

Count start / stop

Counter operation is specified by TBxRUN<TBRUN>. UC starts counting if \leq TBRUN $>$ = "1", and stops counting and clears counter value if $\langle \text{TBRUN} \rangle = "0"$.

- Timing to clear UC
	- 1. When a match is detected

By setting TBxMOD<TBCLE> = "1", UC is cleared if when the comparator detects a match between counter value and the value set in TBxRG1. UC operates as a free-running counter if $TBxMOD < TBCLE$ = "0".

2. When UC stops

UC stops counting and clears counter value if $TBxRUN < TBRUN > = "0"$.

・ UC overflow

If UC overflow occurs, the INTTBx0 overflow interrupt is generated.

10.5.3 Timer registers (TBxRG0, TBxRG1)

TBxRG0 and TBxRG1 are registers for setting values to compare with up-counter values and two registers are built into each channel. If the comparator detects a match between a value set in this timer register and that in a UC up-counter, it outputs the match detection signal.

TBxRG0 and TBxRG1 are consisted of the double-buffered configuration which are paired with register buffers. The double buffering is disabled in the initial state.

Controlling double buffering disable or enable is specified by TBxCR<TBWBF> bit. If <TBWBF> = "0", the double buffering becomes disable. If \leq TBWBF $>$ = "1", it becomes enable. When the double buffering is enabled, a data transfer from the register buffer to the timer register (TBxRG0/1) is done in the case that UC is matched with TBxRG1. When the counter is stopped even if double buffering is enabled, the double buffering operates as a single buffer, and an immediate data can be written to the TBxRG0 and TBxRG1.

10.5.4 Capture

This is a circuit that controls the timing of latching values from the UC up-counter into the TBxCP0 and TBxCP1 capture registers. The timing with which to latch data is specified by TBxMOD<TBCPM[1:0]>.

Software can also be used to import values from the UC up-counter into the capture register; specifically, UC values are taken into the TBxCP0 capture register each time "0" is written to TBxMOD<TBCP>.

10.5.5 Capture register (TBxCP0, TBxCP1)

This register captures an up-counter (UC) value.

10.5.6 Up counter capture register (TBxUC)

Other than the capturing functions shown above, the current count value of the UC can be captured by reading the TBxUC registers.

10.5.7 Comparators (CP0, CP1)

This register compares with the up-counter (UC) and the value setting of the Timer Register (TBxRG0 and TBxRG1) to detect whether there is a match or not. If a match is detected, INTTBx0 and INTTBx1 are generated.

10.5.8 Timer Flip-flop (TBxFF0)

The timer flip-flop (TBxFF0) is reversed by a match signal from the comparator and a latch signal to the capture registers. It can be enabled or disabled to reverse by setting the TBxFFCR<TBC1T1, TBC0T1, TBE1T1, TBE0T1>.

The value of TBxFF0 becomes undefined after a reset. The flip-flop can be reversed by writing "00" to TBxFFCR<TBFF0C[1:0]>. It can be set to "1" by writing "01," and can be cleared to "0" by writing "10."

The value of TBxFF0 can be output to the Timer output pin (TBxOUT). If the timer output is performed, the corresponding port settings must be programmed beforehand.

10.5.9 Capture interrupt (INTCAPx0, INTCAPx1)

Interrupts INTCAPx0 and INTCAPx1 can be generated at the timing of latching values from the UC up-counter into the TBxCP0 and TBxCP1 capture registers. The interrupt timing is specified by the CPU.

TOSHIBA

10.6 Description of Operations for Each Mode

10.6.1 16-bit Interval Timer Mode

In the case of generating constant period interrupt, set the interval time to the Timer register (TBxRG1) to generate the INTTBx1 interrupt.

Note:X; Don't care −; No change

10.6.2 16-bit Event Counter Mode

It is possible to make it the event counter by using an input clock as an external clock (TBxIN pin input).

The up-counter counts up on the rising edge of TBxIN pin input. It is possible to read the count value by capturing value using software and reading the captured value.

Note:X; Don't care −; No change

10.6.3 16-bit PPG (Programmable Pulse Generation) Output Mode

Square waves with any frequency and any duty (programmable square waves) can be output. The output pulse can be either low-active or high-active.

Programmable square waves can be output from the TBxOUT pin by triggering the timer flip-flop (TBxFF) to reverse when the set value of the up-counter (UC) matches the set values of the timer registers (TBxRG0 and TBxRG1). Note that the set values of TBxRG0 and TBxRG1 must satisfy the following requirement:

Set value of TBxRG0 < Set value of TBxRG1

Figure 10-2 Example of Output of Programmable Pulse Generation (PPG)

In this mode, by enabling the double buffering of TBxRG0, the value of register buffer 0 is shifted into TBxRG0 when the set value of the up-counter matches the set value of TBxRG1. This facilitates handling of small duties.

Figure 10-3 Register Buffer Operation

The block diagram of this mode is shown below.

Figure 10-4 Block Diagram of 16-bit PPG Mode

Each register in the 16-bit PPG output mode must be programmed as listed below.

Note:X; Don't care −; No change

10.6.4 External trigger Programmable Pulse Generation Output Mode (PPG)

Using an external count start trigger enables one-shot pulse generation with a short delay.

The 16-bit up-counter (UC) is programmed to count up on the rising edge of the TBxIN pin (TBxCR[1:0] = "01"). The TBxRG0 is loaded with the pulse delay (d), and the TBxRG1 is loaded with the sum of the TBxRG0 value (d) and the pulse width (p). The above settings must be done while the 16-bit up-counter is stopped (TBxRUN \le TBRUN $>$ = 0).

To enable the trigger for timer flip-flop, sets TBxFFCR<TBE1T1, TBE0T1> to "11". With this setting, the timer flip-flop reverses when 16-bit up-counter (UC) corresponds to TBxRG0 or TBxRG1.

Sets TBxRUN<TBRUN> to "1" to enable the count-up by an external trigger.

After the generation of one-shot pulse by the external trigger, to disable reverse of the timer flip-flop or to stop 16bit counter by TBxRUN<TBRUN> setting.

Counter Clock (Internal Clock) 000 nnnn nnnn \overline{d} d + p TBxIN Input PIn The counter starts at the rising edge of external trigger. (External Trigger Pulse) INTTBx0 generation Match with TBxRG0 \blacksquare INTTR \times 1 generation Match with TBxRG1 **Reverse** Reverse Timer output TBxOUT pin Delay time Pulse width (d) (p)

Symbols (d) and (p) used in the text correspond to symbols d and p in Figure 10-5.

Figure 10-5 One-shot pulse generation using an external count start trigger (with a delay)

10.7 Applications using the Capture Function

The capture function can be used to develop many applications, including those described below:

- 1. One-shot pulse output triggered by an external pulse
- 2. Pulse width measurement

10.7.1 One-shot pulse output triggered by an external pulse

One-shot pulse output triggered by an external pulse is carried out as follows:

The 16-bit up-counter is made to count up by putting it in a free-running state using the prescaler output clock. An external pulse is input through the TBxIN pin. A trigger is generated at the rising of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxCP0).

The CPU must be programmed so that an interrupt INTCAPx0 is generated at the rising of an external trigger pulse. This interrupt is used to set the timer registers (TBxRG0) to the sum of the TBxCP0 value (c) and the delay time (d), $(c + d)$, and set the timer registers (TBxRG1) to the sum of the TBxRG0 values and the pulse width (p) of one-shot pulse, $(c + d + p)$. [TBxRG1 change must be completed before the next match.]

In addition, the timer flip-flop control registers(TBxFFCR<TBE1T1, TBE0T1>) must be set to "11". This enables triggering the timer flip-flop (TBxFF0) to reverse when TBxUC matches TBxRG0 and TBxRG1. This trigger is disabled by the INTTBx0 / INTTBx1 interrupt after a one-shot pulse is output.

Symbols (c), (d) and (p) used in the text correspond to symbols c, d and p in Figure 10-6.

Figure 10-6 One-shot Pulse Output (With Delay)

The followings show the settings in the case that 2 ms width one-shot pulse is output after 3ms by triggering TBxIN input at the rising edge. (ΦT1 is selected for counting.)

−; No change

If a delay is not required, TBxFF0 is reversed when data is taken into TBxCP0, and TBxRG1 is set to the sum of the TBxCP0 value (c) and the one-shot pulse width (p), $(c + p)$, by generating the INTCAPx0 interrupt. (TBxRG1 change must be completed before the next match.)

TBxFF0 is enabled to reverse when UC matches with TBxRG1, and is disabled by generating the INTTBx1 interrupt.

Figure 10-7 One-shot Pulse Output Triggered by an External Pulse (Without Delay)

10.7.2 Pulse width measurement

By using the capture function, the "High" level width of an external pulse can be measured. Specifically, by putting it in a free-running state using the prescaler output clock, an external pulse is input through the TBxIN pin and the up-counter (UC) is made to count up. A trigger is generated at each rising and falling edge of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxCP0, TBxCP1). The CPU must be programmed so that INTCAPx1 is generated at the falling edge of an external pulse input through the TBxIN pin.

The "High" level pulse width can be calculated by multiplying the difference between TBxCP0 and TBxCP1 by the clock cycle of an internal clock.

For example, if the difference between TBxCP0 and TBxCP1 is 100 and the cycle of the prescaler output clock is 0.5 μs, the pulse width is 100×0.5 μs = 50 μs.

Caution must be exercised when measuring pulse widths exceeding the UC maximum count time which is dependant upon the source clock used. The measurement of such pulse widths must be made using software.

The "Low" level width of an external pulse can also be measured. In such cases, the difference between C2 generated the first time and C1 generated the second time is initially obtained by performing the second stage of INTCAPx0 interrupt processing as shown in Figure 10-8 and this difference is multiplied by the cycle of the prescaler output clock to obtain the "Low" level width.

Figure 10-8 Pulse Width Measurement

10. 16-bit Timer / Event Counters (TMRB)

10.7 Applications using the Capture Function

TOSHIBA

11. Serial Channel (SIO/UART)

11.1 Overview

Serial channel (SIO/UART) has the modes shown below.

- Synchronous communication mode (I/O interface mode)
- Asynchronous communication mode (UART mode)

Their features are given in the following.

- ・ Transfer Clock
	- Dividing by the prescaler, from the peripheral clock (φT0) frequency into 1/1, 1/2, 1/4,1/8, 1/16, 1/32, 1/64,1/128.
	- Make it possible to divide from the prescaler output clock frequency into 1 to 16.
	- Make it possible to divide from the prescaler output clock frequency into N+m/16 (N=2 to 15, m=1) to 15). (only UART mode)
	- The usable system clock (only UART mode).
- ・ Buffer
	- The usable double buffer function.
	- Make it possible to clear the transmit buffer.
- ・ FIFO

The usable 4 byte FIFO including transmit and receive.

- ・ I/O Interface Mode
	- Transfer Mode: the half duplex (transmit/receive), the full duplex
	- Clock: Output (fixed rising edge) /Input (selectable rising/falling edge)
	- Make it possible to specify the interval time of continuous transmission.
	- The state of TXDx pin after output of the last bit can be selected as follow:

Keep a "High" level/ "Low" level/the state of the last bit

- The state of TXDx pin when an under run error is occurred in case SCLK is input can be selected as follow:

Keep a "High" level/ "Low" level

- The last bit hold time of TXD_x pin can be set in the case that SCLK is input.
- ・ UART Mode
	- Data length: 7 bits, 8bits, 9bits
	- Add parity bit (to be against 9bits data length)
	- Serial links to use wake-up function
	- Handshaking function with $\overline{\text{CTSx}}$ pin

In the following explanation, "x" represents channel number.

11.2 Difference in the Specifications of SIO Modules

TMPM375FSDMG has two SIO channels.

Each channel functions independently. The used pins, interrupt and UART source clock in each channel are collected in the following.

	Pin name			Interrupt		
	TXD	RXD	CTSx/ SCLKx	Receive Interrupt	Transmit Interrupt	UART source clock
Channel 0	PE ₀	PE ₁	PE ₂	INTRX0	INTTX0	TB4OUT
Channel 1	PF ₀	PB ₆	٠		INTTX1	TB4OUT
	PB4		$\overline{}$	INTRX1		

Table 11-1 Difference in the Specifications of SIO Modules

11.3 Configuration

Figure 11-1 shows Serial channel block diagram.

Figure 11-1 Serial Channel Block Diagram

11.4 Registers Description

11.4.1 Registers List

The table below shows control registers and their addresses.

For detail of the base address, refer to "Address lists of peripheral functions" of "Memory Map" chapter.

Note:Do not modify any control register when data is being transmitted or received.

11.4.2 SCxEN (Enable Register)

11.4.3 SCxBUF (Buffer Register)

SCxBUF works as a transmit buffer or FIFO for write operation and as a receive buffer or FIFO for read operation.

11.4 Registers Description

11.4.4 SCxCR (Control Register)

Note:<OERR>, <PERR> and <FERR> are cleared to "0" when read.

11.4.5 SCxMOD0 (Mode Control Register 0)

Note 1: Specify the all mode control registers first and then the <RXE>.

Note 2: Do not stop the receive operation (by setting SCxMOD0<RXE> to "0") when data is being received.

11.4.6 SCxMOD1 (Mode Control Register 1)

Note 1: Specify the all mode control registers first and then enable the <TXE>.

Note 2: Do not stop the transmit operation (by setting <TXE> to "0")when data is being transmitted.

11.4.7 SCxMOD2 (Mode Control Register 2)

11.4 Registers Description

Note 1: While data transmission is in progress, any software reset operation must be executed twice in succession.

Note 2: A software reset requires 2 clocks-duration at the time between the end of recognition and the start of execution of software reset instruction.
11.4.8 SCxBRCR (Baud Rate Generator Control Register)

- Note 1: As a division ratio, 1 ("0001") or 16 ("0000") can not be applied to N when using the "N + (16 K)/16" division function in the UART mode.
- Note 2: The division ratio "1" of the baud rate generator can be specified only when the double buffering is used in the I/ O interface mode.

11.4 Registers Description

11.4.9 SCxBRADD (Baud Rate Generator Control Register 2)

Table 11-2 lists the settings of baud rate generator division ratio.

Table 11-2 Setting division ratio

- Note 1: To use the "N + (16 K)/16" division function, be sure to set <BRADDE> to "1" after setting the K value to <BRK>. The "N + (16 - K)/16" division function can only be used in the UART mode.
- Note 2: As a division ratio, 1 ("0001") or 16 ("0000") can not be applied to N when using the "N + (16 K)/16" division function in the UART mode.
- Note 3: The division ratio "1" of the baud rate generator can be specified only when the double buffering is used in the I/O interface mode.
- Note 4: Specifying " $K = 0$ " is prohibited.

11.4.10 SCxFCNF (FIFO Configuration Register)

Note 1: Regarding Transmit FIFO, the maximum number of bytes being configured is always available. (See also <CNFG>.) Note 2: The FIFO can not be used in 9 bit UART mode.

Note 1: To use Transmit/Receive FIFO buffer, Transmit/Receive FIFO must be cleared after setting the SIO transfer mode (half duplex/full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1")

11.4.12 SCxTFC (Transmit FIFO Configuration Register)

Note 1: **To use Transmit/Receive FIFO buffer, Transmit/Receive FIFO must be cleared after setting the SIO transfer mode (half duplex/full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").**

Note 2: **In case that SCxEN<SIOE>="0" (Stop SIO/UART operation) or the operation mode is changed to IDLE mode with SCxMOD<I2SC>="0" (Stop SIO/UART operation in IDLE mode), SCxTFC is initialized again.After you perform the following operations, configure the SCxTFC register again.**

11.4 Registers Description

11.4.13 SCxRST (Receive FIFO Status Register)

Note:**<ROR> is cleared to "0" when receive data is read from the SCxBUF.**

11.4.14 SCxTST (Transmit FIFO Status Register)

Note 1: <TUR> is cleared to "0" when transmit data is written to the SCxBUF.

11.5 Operation in Each Mode

Table 11-3 shows the modes and data formats.

Table 11-3 Mode and Data format

Mode 0 is a synchronous communication and can be used to extend I/O. This mode transmits and receives data in synchronization with SCLKx. SCLKx can be used for both input and output.

The direction of data transfer can be selected from LSB first and MSB first. This mode is not allowed either to use parity bits or STOP bits.

The mode 1, mode 2 and mode 3 are asynchronous modes and the transfer direction is fixed to the LSB first.

Parity bits can be added in the mode 1 and mode 2. The mode 3 has a wakeup function in which the master controller can start up slave controllers via the serial link (multi-controller system).

STOP bit in transmission can be selected from 1 bit and 2 bits. The STOP bit length in reception is fixed to a one bit.

11.6 Data Format

11.6.1 Data Format List

Figure 11-2 shows data format.

11.6.2 Parity Control

The parity bit can be added with a transmitted data only in the 7- or 8-bit UART mode.

Setting "1" to SCxCR<PE> enables the parity.

SCxCR<EVEN> selects either even or odd parity.

11.6.2.1 Transmission

Upon data transmission, the parity control circuit automatically generates the parity with the data in the transmit buffer.

The parity bit will be stored in SCxBUF<TB7> in the 7-bit UART mode and SCxMOD<TB8> in the 8 bit UART mode.

The <PE> and <EVEN> settings must be completed before data is written to the transmit buffer.

11.6.2.2 Receiving Data

If the received data is moved from the receive shift register to the receive buffer, a parity is generated.

In the 7-bit UART mode, the generated parity is compared with the parity stored in SCxBUF<RB7>, in the 8-bit UART mode, it is compared with the one in SCxCR<RB8>.

If there is any difference, a parity error occurs and the SCxCR<PERR> is set to "1".

In use of the FIFO, <PERR> indicates that a parity error was generated in one of the received data.

11.6.3 STOP Bit Length

The length of the STOP bit in the UART transmission mode can be selected from one bit or two bits by setting the SCxMOD2<SBLEN>. The length of the STOP bit data is determined as one-bit when it is received regardless of the setting of this bit.

11.7 Clock Control

The following figure shows the serial clock (SIOCLK) generation circuit. Before changing the serial clock setting, check if the setting satisfies AC electrical characteristics.

Figure 11-3 Serial clock generation circuit

11.7.1 Prescaler

There is a 7-bit prescaler to divide a prescaler input clock φT0 by 1, 2, 4, 8, 16, 32, 64 and 128.

Use the CGSYSCR and SCxEN<BRCKSEL> in the clock/mode control block to select the input clock φT0 of the prescaler.

The prescaler becomes active only when the baud rate generator is selected as a transfer clock by $SCxMOD0 = "01".$

11.7.2 Serial Clock Generation Circuit

The serial clock generation circuit is a block to generate transmit and receive clocks (SIOCLK) and consists of the circuits in which clocks can be selected by the settings of the baud rates generator and modes.

11.7.2.1 Baud Rate Generator

The baud rate generator generates transmit and receive clocks to determine the serial channel transfer rate.

(1) Baud Rate Generator input clock

The input clock of the baud rate generator is selected from the prescaler outputs divided by 1, 4, 16 and 64.

This input clock is selected by setting the SCxEN<BRCKSEL> and SCxBRCR<BRCK>.

(2) Baud Rate Generator output clock

The frequency division ratio of the output clock in the baud rate generator is set by SCxBRCR and SCxBRADD.

The following frequency divide ratios can be used; 1/N frequency division in the I/O interface mode, either $1/N$ or $1/(N + (16-K)/16)$ in the UART mode.

The table below shows the frequency division ratio which can be selected.

Note:1/N (N=1) frequency division ratio can be used only when a double buffer is enabled.

The input clock to the divider of baud rate generator is φTx , the baud rate in the case of $1/N$ and $N + (16-K)/16$ is shown below.

・ Divide by N

$$
Baud rate = \frac{\phi Tx}{N}
$$

• $N + (16-K)/16$ division

$$
Baud rate = \frac{\phi Tx}{N + \frac{(16 - K)}{16}}
$$

11.7.2.2 Clock Selection Circuit

A clock can be selected by setting the modes and the register.

Modes can be specified by setting the SCxMOD0<SM>.

The clock in I/O interface mode is selected by setting SCxCR. The clock in UART mode is selected by setting SCxMOD0<SC>.

(1) Transfer Clock in I/O interface mode

Table 11-4 shows clock selection in I/O interface mode.

Table 11-4 Clock Selection in I/O Interface Mode

To use SCLKx input, the following conditions must be satisfied.

・ If double buffer is used

- SCLK cycle > 6/fsys

- ・ If double buffer is not used
	- SCLK cycle > 8/fsys

(2) Transfer clock in the UART mode

Table 11-5 shows the clock selection in the UART mode. In the UART mode, selected clock is divided by 16 in the receive counter or the transmit counter before use.

Table 11-5 Clock Selection in UART Mode

Mode SCxMOD0 <sm></sm>	Clock selection SCxMOD0 <sc></sc>	
UART Mode	Timer output	
	Baud rate generator	
	fsys	
	SCLKx input	

To use SCLK input, the following conditions must be satisfied.

- SCLK cycle > 2/fsys

To enable the timer output, a timer flip-flop output inverts when the value of the counter and that of TBxRG1 match. The SIOCLK clock frequency is "Setting value of TBxRG1 \times 2".

Baud rates can be obtained by using the following formula.

Baud rate calculation

11.7.3 Transmit/Receive Buffer and FIFO

11.7.3.1 Configuration

Figure 11-4 shows the configuration of transmit buffer, receive buffer and FIFO.

Appropriate settings are required for using buffer and FIFO. The configuration may be predefined depending on the mode.

Figure 11-4 The Configuration of Buffer and FIFO

11.7.3.2 Transmit/Receive Buffer

Transmit buffer and receive buffer are double-buffered. The buffer configuration is specified by SCxMOD2<WBUF>.

In the case of a receive mode, if SCLKx input is set in the I/O interface mode or the UART mode is selected, it's double buffered despite the <WBUF> settings. In other modes, it's according to the <WBUF> settings.

Table 11-6 shows correlation between modes and buffers.

Mode		SCxMOD2 <wbuf></wbuf>	
		"በ"	"1"
UART	Transmit	Single	Double
	Receive	Double	Double
I/O interface (SCLK input)	Transmit	Single	Double
	Receive	Double	Double
I/O interface (SCLK output)	Transmit	Single	Double
	Receive	Single	Double

Table 11-6 Mode and buffer Composition

11.7.3.3 Initialize Transmit Buffer

When transmission is stopped with a data in the transmit buffer, it is necessary to initialize the transmit buffer before new transmit data is written to transmit buffer.

The transmit buffer must be initialized when the transmit operation is stopped. To stop the transmit operation can be confirmed by reading SCxMOD2<TXRUN>. After confirming to stop the transmit operation, SCxTFC<TBCLR> is set to "1" and initialize the transmit buffer.

When a transmit FIFO is enabled, the initialize operation is depend on the data in a transmit FIFO. If transmit FIFO has data, a data is transferred from a transmit FIFO to a transmit buffer. If is does not have data, SCxMOD2<RBEMP> is set to "1".

Note:In the I/O interface mode with SCLKx input setting, the clock is input asynchronously. When transmit operation is stopped, do not input the clock.

11.7.3.4 FIFO

In addition to the double buffer function above described, 4-byte FIFO can be used.

To enable FIFO, enable the double buffer by setting SCxMOD2<WBUF> to "1" and SCxFCNF<CNFG> to "1". The FIFO buffer configuration is specified by SCxMOD1<FDPX[1:0]>.

Note:**To use Transmit/Receive FIFO buffer, Transmit/Receive FIFO must be cleared after setting the SIO transfer mode (half duplex/ full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").**

Table 11-7 shows correction between modes and FIFO.

Table 11-7 Mode and FIFO Composition

11.8 Status Flag

The SCxMOD2 register has two types of flag. This bit is significant only when the double buffer is enabled.

<RBFLL> is a flag to show that the receive buffer is full. When one frame of data is received and the data is moved from the receive shift register to the receive buffers, this bit changes to "1" while reading this bit changes it to "0".

<TBEMP> shows that the transmit buffers are empty. When data in the transmit buffers is moved to the transmit shift register, this bit is set to "1" When data is set to the transmit buffers, the bit is cleared to "0".

11.9 Error Flag

Three error flags are provided in the SCxCR register. The meaning of the flags is changed depending on the modes. The table below shows the meanings in each mode.

11.9.1 OERR Flag

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied).

In the I/O interface with SCLK output mode, the SCLK output stops upon setting the flag.

Note:**To switch the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the overrun flag.**

11.9.2 PERR Flag

This flag indicates a parity error in the UART mode and an under-run error or completion of transmit in the I/O interface mode.

In the UART mode, <PERR> is set to "1" when the parity generated from the received data is different from the parity received.

In the I/O interface mode, <PERR> is set to "1" under the following conditions when a double buffer is enabled.

In the SCLK input mode, <PERR> is set to "1" when the SCLKx is input after completing data output of the transmit shift register with no data in the transmit buffer.

In the SCLK output mode, <PERR> is set to "1" after completing output of all data and the SCLKx output stops.

Note:To switch the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the under-run flag.

11.9.3 FERR Flag

A framing error is generated if the corresponding stop bit is determined to be "0" by sampling the bit at around the center. Regardless of the stop bit length settings in the SCxMOD2<SBLEN>, the stop bit status is determined by only 1.

This bit is fixed to "0" in the I/O interface mode.

11.10 Receive

11.10.1 Receive Counter

The receive counter is a 4-bit binary counter and is up-counted by SIOCLK.

In the UART mode, sixteen SIOCLK clock pulses are used in receiving a single data bit and the data symbol is sampled at the eighth pulses. A recevived signal issampled by SIOCLK, and after carrying out filtering processing which becomes effective by continuation coincidence 3 times, it is treated as received data.

11.10.2 Receive Control Unit

11.10.2.1 I/O interface mode

In the SCLK output mode with SCxCR <IOC> set to "0", the RXDx pin is sampled on the rising edge of SCLKx pin.

In the SCLK input mode with SCxCR <IOC> set to "1", the RXDx pin is sampled on the rising or falling edge of SCLKx pin depending on the SCxCR <SCLKS>.

11.10.2.2 UART Mode

The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a normal start bit is detected.

11.10.3 Receive Operation

11.10.3.1 Receive Buffer

The received data is stored by 1 bit in the receive shift register. When a complete set of bits has been stored, the interrupt INTRXx is generated.

When the double buffer is enabled, the data is moved to the receive buffer (SCxBUF) and the receive buffer full flag (SCxMOD2<RBFLL>) is set to "1". The receive buffer full flag is "0" cleared by reading the receive buffer. When the double buffer is disabled, the receive buffer full flag has no meaning.

11.10.3.2 Receive FIFO Operation

When FIFO is enabled, the received data is moved from receive buffer to receive FIFO and the receive buffer full flag is cleared immediately. An interrupt will be generated according to the SCxRFC<RIL[1:0] >.

Note:**When the data with parity bit are received in UART mode by using the FIFO, the parity error flag is shown the occurring the parity error in the received data.**

The configurations and operations in the half duplex Receive mode are described as follows.

After setting of the above FIFO configuration, the data reception is started by writing "1" to the SCxMOD0<RXE>. When the data is stored all in the receive shift register, receive buffer and receive FIFO, SCxMOD0<RXE> is automatically cleared and the receive operations finished.

In the above condition, if the cutaneous reception after reaching the fill level is enabled, it becomes possible to receive a data continuously by reading the data in the FIFO.

Figure 11-6 Receive FIFO Operation

11.10.3.3 I/O interface mode with SCLK output

In the I/O interface mode and SCLK output setting, SCLK output stops when all received data is stored in the receive buffer and FIFO. So, in this mode, the over-run error flag has no meaning.

The timing of SCLK output stop and re-output depends on receive buffer and FIFO.

(1) Case of single buffer

Stop SCLK output after receiving a data. In this mode, I/O interface can transfer each data with the transfer device by hand-shake.

When the data in a buffer is read, SCLK output is restarted.

(2) Case of double buffer

Stop SCLK output after receiving the data into a receive shift register and a receive buffer.

When a data is read, SCLK output is restarted.

(3) Case of FIFO

Stop SCLK output after receiving the data into a shift register, received buffer and FIFO.

When one byte data is read, the data in the received buffer is transferred into FIFO and the data in the receive shift register is transferred into the received buffer and SCLK output restarts.

And if SCxFCNF<RXTXCNT>is set to "1", SCLK stops and receive operation stops with clearing SCxMOD0<RXE>.

11.10.3.4 Read Received Data

In spite of enabling or disabling FIFO, read the received data from the receive buffer (SCxBUF).

When receive FIFO is disabled, the buffer full flag SCxMOD2<RBFLL> is cleared to "0" by this reading. The next data can be received in the receive shift register before reading a data from the receive buffer. The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in SCxCR<RB8>.

When the receive FIFO is enabled, the 9-bit UART mode is prohibited because up to 8-bit data can be stored in FIFO. In the 8-bit UART mode, the parity bit is lost but parity error is determined and the result is stored in SCxCR<PERR>

11.10.3.5 Wake-up Function

In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wakeup function SCxMOD0 <WU> to "1". In this case, the interrupt INTRXx will be generated only when SCxCR <RB8> is set to "1".

11.10.3.6 Overrun Error

When FIFO is disabled, the overrun error occurs without completing reading data before receiving the next data. When an overrun error occurs, a content of receive buffer and SCxCR<RB8> is not lost, but a content of receive shift register is lost.

When FIFO is enabled, overrun error is occurred and set overrun flag by no reading FIFO before moving the next data into received buffer when FIFO is full. In this case, the contents of FIFO are not lost.

In the I/O interface mode with SCLK output setting, the clock output automatically stops, so this flag has no meaning.

Note:**When the mode is changed from I/O interface SCLK output mode to the other mode, read SCxCR and clear overrun flag.**

11.11 Transmission

11.11.1 Transmission Counter

The transmit counter is a 4-bit binary counter and is counted by SIOCLK as in the case of the receive counter. In UART mode, it generates a transmit clock (TXDCLK) on every 16th clock pulse.

11.11.2 Transmission Control

11.11.2.1 I/O Interface Mode

In the SCLK output mode with SCxCR<IOC> set to "0", each bit of data in the transmit buffer is outputted to the TXDx pin on the falling edge of SCLKx pin.

In the SCLK input mode with SCxCR<IOC> set to "1", each bit of data in the transmit buffer is outputted to the TXDx pin on the rising or falling edge of the SCLKx pin according to the SCxCR<SCLKS>.

11.11.2.2 UART Mode

When the transmit data is written in the transmit buffer, data transmission is initiated on the rising edge of the next TXDCLK and the transmit shift clock signal is also generated.

11.11.3 Transmit Operation

11.11.3.1 Operation of Transmission Buffer

If double buffering is disabled, the CPU writes data only to transmit shift register and the transmit interrupt INTTXx is generated upon completion of data transmission.

If double buffering is enabled (including the case the transmit FIFO is enabled), data written to the transmit buffer is moved to the transmit shift register. The INTTXx interrupt is generated at the same time and the transmit buffer empty flag (SCxMOD2<TBEMP>) is set to "1". This flag indicates that the next transmit data can be written. When the next data is written to the transmit buffer, the <TBEMP> flag is cleared to "0".

Figure 11-8 Operation of Transmission Buffer (Double-buffer is enabled)

11.11.3.2 Transmit FIFO Operation

When FIFO is enabled, the maximum 5-byte data can be stored using the transmit buffer and FIFO. Once transmission is enabled, data is transferred to the transmit shift register from the transmit buffer and start transmission. If data exists in the FIFO, the data is moved to the transmit buffer immediately, and the <TBEMP> flag is cleared to "0".

Note:To use Transmit FIFO buffer, Transmit FIFO must be cleared after setting the SIO transfer mode (half duplex/ full duplex) and enabling FIFO (SCxFCNF<CNFG>="1").

Settings and operations to transmit 4-byte data stream by setting the transfer mode to half duplex are shown as below.

After above settings are configured, data transmission can be initiated by writing 5 bytes of data to the transmit buffer and FIFO, and setting the SCxMOD1<TXE> bit to "1". When the last transmit data is moved to the transmit buffer, the transmit interrupt is generated. When transmission of the last data is completed, the clock is stopped and the transmission sequence is terminated.

11.11 Transmission

Once above settings are configured, if the transmission is not set as auto disabled, the transmission should lasts writing transmit data.

TOSHIBA

11.11.3.3 I/O interface Mode/Transmission by SCLK Output

In the I/O interface mode and SCLK output setting, the SCLK output automatically stops when all data transmission is completed and underrun error will not occur.

The timing of suspension and resume of SCLK output is different depending on the buffer and FIFO usage.

(1) Single Buffer

The SCLK output stops each time one frame of data is transferred. Handshaking for each data with the other side of communication can be enabled. The SCLK output resumes when the next data is written in the buffer.

(2) Double Buffer

The SCLK output stops upon completion of data transmission in the transmit shift register and the transmit buffer. The SCLK output resumes when the next data is written in the buffer.

(3) FIFO

The transmission of all data stored in the transmit shift register, transmit buffer and FIFO is completed, the SCLK output stops. The next data is written, SCLK output resumes.

If SCxFCNF<RXTXCNT> is configured, SCxMOD0<TXE> bit is cleared at the same time as SCLK stop and the transmission stops.

11.11.3.4 Level of TXDx pin after the last bit is output in I/O interface mode

The level of TXDx pin after the data hold time is passed after the last bit is output is specified by SCxCR<TIDLE>.

When SCxCR<TIDLE> is "00", the level of TXDx pin is output "Low" level. When SCxCR<TIDLE> is "01", the level of TXDx pin is output "High" level. When SCxCR<TIDLE> is "10", the level of TXDx pin is output the level of the last bit.

Figure 11-9 Level of TXDx pin After the last bit is output

11.11.3.5 Under-run error

In the I/O interface SCLK input mode and if FIFO has no data and if no data is set in transmit buffer before the next frame clock input, which occurs upon completion of data transmission from transmit shift register, an under-run error occurs and SCxCR<PERR> is set to "1".

The level of a TXDx pin can be specified by SCxCR<TXDEMP>. When SCxCR<TXDEMP> is "0", a TXDx pin outputs "Low" level during data output period. When SCxCR<TXDEMP> is "1", a TXDx pin outputs "High" level.

Figure 11-10 Level of TXDx pin when Under-run Error is Occurred

In the I/O interface mode with SCLK output setting, the clock output automatically stops, so SCxCR<PERR> has no meaning.

Note:Before switching the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the under-run flag.

11.11.3.6 Data Hold Time In the I/O interface SCLK input mode

In the I/O interface SCLK input mode, a data hold time of the last bit can be adjusted by SCxCR<EHOLD [2:0]>. Specify a data hold time and the period of the SCLK to satisfy the following formula.

The data hold time of the last bit \leq The period of SCLK / 2

11.12 Handshake function

The function of the handshake is to enable frame-by-frame data transmission by using the CTS (Clear to send) pin and to prevent over-run errors. This function can be enabled or disabled by SCxMOD0<CTSE>.

When the $\overline{\text{CTSx}}$ pin is set to "High" level, the current data transmission can be completed but the next data transmission is suspended until the $\overline{\text{CTSx}}$ pin returns to the "Low" level. The INTTXx interrupt is generated in the normal timing, the next transmit data is written in the transmit buffer, and it waits until it is ready to transmit data.

Note 1: If the CTS signal is set to "H" during transmission, the next data transmission is suspended after the current transmission is completed.

Note 2: Data transmission starts on the first falling edge of the TXDCLK clock after $\overline{\text{CTS}}$ is set to "L".

Although no RTS pin is provided, a handshake control function can easily implemented by assigning one bit of the port for the RTS function. By setting the port to "High" level upon completion of data reception (in the receive interrupt routine), the transmit side can be requested to suspend data transmission.

Figure 11-11 Handshake Function

Figure 11-12 CTSx Signal timing

11.13 Interrupt/Error Generation Timing

11.13.1 Receive Interrupts

Figure 11-13 shows the data flow of receive operation and the route of read.

Figure 11-13 Receive Buffer/FIFO Configuration Diagram

11.13.1.1 Single Buffer / Double Buffer

Receive interrupts are generated at the time depends on the transfer mode and the buffer configurations, which are given as follows.

Note:Interrupts are not generated when an over-run error is occurred.

11.13.1.2 FIFO

In use of FIFO, receive interrupt is generated on the condition that the following either operation and SCxRFC<RFIS> setting are established.

- When transfer a received data from receive buffer to receive FIFO
- ・ When read a receive data from receive FIFO

Interrupt conditions are decided by the SCxRFC<RFIS> settings as described in Table 11-8.

Table 11-8 Receive Interrupt Conditions in use of FIFO

11.13.2 Transmit interrupts

Figure 11-14 shows the data flow of transmit operation and the route of read.

11.13.2.1 Singe Buffer / Double Buffer

Transmit interrupts are generated at the time depends on the transfer mode and the buffer configurations, which are given as follows.

11.13.2.2 FIFO

In use of FIFO, transmit interrupt is generated on the condition that the following either operation and SCxTFC<TFIS> setting are established.

- When transmitted data is transferred from transmit FIFO to transmit buffer
- ・ When transmit data is write into transmit FIFO

Interrupt conditions are decided by the SCxTFC<TFIS> settings as described in Table 11-9.

Table 11-9 Transmit Interrupt conditions in use of FIFO

SCxTFC <tfis></tfis>	Interrupt condition
"0"	When FIFO fill level (SCxTST <tlvl[2:0]>) = Transmit FIFO fill level to generate transmit inter- rupt $\leq TIL[1:0]$</tlvl[2:0]>
1141	When FIFO fill level (SCxTST <tlvl[2:0]>) \leq Transmit FIFO fill level to generate transmit inter- rupt $\leq TIL[1:0]$</tlvl[2:0]>

11.13.3 Error Generation

11.13.3.1 UART Mode

11.13.3.2 I/O Interface Mode

Note:Over-run error and Under-run error have no meaning in SCLK output mode.

11.14 Software Reset

Software reset is generated by writing SCxMOD2<SWRST[1:0]> as "10" followed by "01".

As a result, SCxMOD0<RXE>, SCxMOD1<TXE>, SCxMOD2<TBEMP><RBFLL><TXRUN>, SCxCR

<OERR><PERR><FERR> are initialized. And the receive circuit and the transmit circuit become initial state. Other states are maintained.

11.15 Operation in Each Mode

11.15.1 Mode 0 (I/O interface mode)

Mode 0 consists of two modes, the SCLK output mode to output synchronous clock and the SCLK input mode to accept synchronous clock from an external source.

The operation with disabling a FIFO in each mode is described below. Regarding a FIFO, refer to a recievie FIFO and a transmit FIFO which are described before.

11.15.1.1 Transmitting Data

- (1) SCLK Output Mode
	- If the transmit double buffer is disabled (SCxMOD2<WBUF> = "0")

Data is output from the TXDx pin and the clock is output from the SCLKx pin each time the CPU writes data to the transmit buffer. When all data is output, an interrupt (INTTXx) is generated.

If the transmit double buffer is enabled (SCxMOD2 < WBUF $>$ = "1")

Data is moved from the transmit buffer to the transmit shift register when the CPU writes data to the transmit buffer while data transmission is halted or when data transmission from the transmit buffer (shift register) is completed. Simultaneously, the transmit buffer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.

When data is moved from the transmit buffer to the transmit shift register, if the transmit buffer has no data to be moved to the transmit shift register, INTTXx interrupt is not generated and the SCLK output stops.

<WBUF> = "1" (if double buffering is enabled and threre is no data in buffer) (SCxCR<TIDLE>="01")

Figure 11-15 Transmit Operation in the I/O Interface Mode (SCLK Output Mode)

(2) SCLK Input Mode

• If double buffering is disabled $(SCxMOD2\le WBUF> = "0")$

If the SCLK is input in the condition where data is written in the transmit buffer, 8-bit data is outputted from the TXDx pin. When all data is output, an interrupt INTTXx is generated. The next transmit data must be written before the timing point "A" as shown in [Fig](#page-251-0)[ure 11-16](#page-251-0).

If double buffer is enabled $(SCxMOD2\le WBUF> = "1")$

Data is moved from the transmit buffer to the transmit shift register when the CPU writes data to the transmit buffer before the SCLK input becomes active or when data transmission from the transmit shift register is completed. Simultaneously, the transmit buffer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.

If the SCLK input becomes active while no data is in the transmit buffer, although the internal bit counter is started, an under-run error occurs and the level which is specified by SCxCR<TXDEMP> is output to TXDx pin.

<WBUF> = "1" (if double buffering is enabled and there is data in buffer2) (SCxCR<TILDE>="00")

<WBUF> = "1" (if double buffering is enabled and there is no data in buffer2) (SCxCR<TXDEMP><TILDE>="100")

Figure 11-16 Transmit Operation in the I/O Interface Mode (SCLK Input Mode)
11.15.1.2 Receive

(1) SCLK Output Mode

The SCLK output can be started by setting the receive enable bit SCxMOD0<RXE> to "1".

• If double buffer is disabled $(SCxMOD2\le WBUF> = "0")$

A clock pulse is outputted from the SCLKx pin and the next data is stored into the shift register each time the CPU reads received data. When all the 8 bits are received, the INTRXx interrupt is generated.

• If double buffer is enabled $(SCxMOD2\le WBUF> = "1")$

Data stored in the shift register is moved to the receive buffer and the shift register can receive the next frame. A data is moved from the shift register to the receive buffer, the receive buffer full flag SCxMOD2<RBFLL> is set to "1" and the INTRXx is generated.

While data is in the receive buffer, if the data cannot be read from the receive buffer before completing reception of the next 8 bits, the INTRXx interrupt is not generated and the SCLK output stops. In this state, reading data from the receive buffer allows data in the shift register to move to the receive buffer and thus the INTRXx interrupt is generated and data reception resumes.

Figure 11-17 Receive Operation in the I/O Interface Mode (SCLK Output Mode)

(2) SCLK Input Mode

In the SCLK input mode, receiving double buffering is always enabled, the received frame can be moved to the receive buffer from the shift register, and the receive buffer can receive the next frame successively.

The INTRXx receive interrupt is generated each time received data is moved to the receive buffer.

Figure 11-18 Receive Operation in the I/O Interface Mode (SCLK Input Mode)

11.15.1.3 Transmit and Receive (Full-duplex)

- (1) SCLK Output Mode
	- If double buffers are disabled $(SCxMOD2\le WBUF> = "0")$

SCLK is outputted when the CPU writes data to the transmit buffer.

Subsequently, 8 bits of data are shifted into receive buffer and the INTRXx receive interrupt is generated. Concurrently, 8 bits of data written to the transmit buffer are outputted from the TXDx pin, the INTTXx transmit interrupt is generated when transmission of all data bits has been completed. Then, the SCLK output stops.

The next round of data transmission and reception starts when the data is read from the receive buffer and the next transmit data is written to the transmit buffer by the CPU. The order of reading the receive buffer and writing to the transmit buffer can be freely determined. Data transmission is resumed only when both conditions are satisfied.

If double buffers are enabled $(SCxMOD2\le WBUF> = "1")$

SCLK is outputted when the CPU writes data to the transmit buffer.

8 bits of data are shifted into the receive shift register, moved to the receive buffer, and the INTRXx interrupt is generated. While 8 bits of data is received, 8 bits of transmit data is outputted from the TXDx pin. When all data bits are sent out, the INTTXx interrupt is generated and the next data is moved from the transmit buffer to the transmit shift register.

If the transmit buffer has no data to be moved to the transmit buffer $(SCxMOD2\leq TBEMP>$ = "1") or when the receive buffer is full $(SCxMOD2\leq RBELL>$ "1"), the SCLK output is stopped. When both conditions, receive data is read and transmit data is written, are satisfied, the SCLK output is resumed and the next round of data transmission and reception is started.

TOSHIBA

Figure 11-19 Transmit/Receive Operation in the I/O Interface Mode (SCLK Output Mode)

(2) SCLK Input Mode

• If double buffers are disabled. $(SCxMOD2\le WBUF> = "0")$

When receiving data, double buffer is always enabled regardless of the SCxMOD2 <WBUF> settings.

8-bit data written in the transmit buffer is outputted from the TXDx pin and 8 bit of data is shifted into the receive buffer when the SCLK input becomes active. The INTTXx interrupt is generated upon completion of data transmission. The INTRXx interrupt is generated when the data is moved from shift register to receive buffer after completion of data reception.

Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in [Figure 11-20](#page-258-0)). Data must be read before completing reception of the next frame data.

If double buffers are enabled. $(SCxMOD2\le WBUF> = "1")$

The interrupt INTTXx is generated at the timing the transmit buffer data is moved to the transmit shift register after completing data transmission from the transmit shift register. At the same time, data received is shifted to the shift register, it is moved to the receive buffer, and the INTRXx interrupt is generated.

Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in [Figure 11-20](#page-258-0)). Data must be read before completing reception of the next frame data.

Upon the SCLK input for the next frame, transmission from transmit shift register (in which data has been moved from transmit buffer) is started while receive data is shifted into receive shift register simultaneously.

If data in receive buffer has not been read when the last bit of the frame is received, an overrun error occurs.

If there is no data written to transmit buffer when SCLK for the next frame is input, an under-run error occurs. The level which is specified by SCxCR<TXDEMP> is output to TXDx pin.

TOSHIBA

Figure 11-20 Transmit/Receive Operation in the I/O Interface Mode (SCLK Input Mode)

11.15.2 Mode 1 (7-bit UART mode)

The 7-bit UART mode can be selected by setting the serial mode control register $(SCxMOD\leq SM[1:0]$ to "01".

In this mode, parity bits can be added to the transmit data stream; the serial mode control register (SCxCR<PE>) controls the parity enable/disable setting.

When \leq PE $>$ is set to "1" (enable), either even or odd parity may be selected using the SCxCR \leq EVEN $>$ bit. The length of the stop bit can be specified using SCxMOD2<SBLEN>.

The following table shows the control register settings for transmitting in the following data format.

11.15.3 Mode 2 (8-bit UART mode)

The 8-bit UART mode can be selected by setting SCxMOD0<SM[1:0]> to "10". In this mode, parity bits can be added and parity enable/disable is controlled using $SCxCR < P E$ if $\langle PE \rangle = "1"$ (enabled), either even or odd parity can be selected using SCxCR<EVEN>.

The control register settings for receiving data in the following format are as follows:

11.15.4 Mode 3 (9-bit UART mode)

The 9-bit UART mode can be selected by setting SCxMOD0<SM[1:0]> to "11". In this mode, parity bits must be disabled (SCxCR<PE $>$ = "0").

The most significant bit (9th bit) is written to SCxMOD0<TB8> for transmitting data. The data is stored in SCxCR<RB8> for receiving data.

When writing or reading data to/from the buffers, the most significant bit must be written or read first before writing or reading to/from SCxBUF.

The stop bit length can be specified using SCxMOD2<SBLEN>.

11.15.4.1 Wakeup function

In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wakeup function control bit SCxMOD0<WU> to "1".

In this case, the interrupt INTRXx will be generated only when SCxCR<RB8> is set to "1".

Note:The TXDx pin of the slave controller must be set to the open drain output mode using the PxOD register.

Figure 11-21 Serial Links to Use Wake-up Function

11.15.4.2 Protocol

- 1. Select the 9-bit UART mode for the master and slave controllers.
- 2. Set SCxMOD<WU> to "1" for the slave controllers to make them ready to receive data.
- 3. The master controller is to transmit a single frame of data that includes the slave controller select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1".

- 4. Each slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the WU bit to "0".
- 5. The master controller transmits data to the designated slave controller (the controller of which SCxMOD<WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0". **THEMISTERSONG**

Start $\sqrt{\frac{bit0}{1} \left(\frac{2}{3} \times \frac{3}{4} \times \frac{4}{5} \times \frac{6}{5} \times \frac{7}{2}}\right)}$ so $\sqrt{\frac{100}{11}}$

Severt code of the slave controller

Each slave controller receives the above data frame; if the code received matches

$$
\xrightarrow{\text{start } \underbrace{\text{bit 0 } \bigtimes \underbrace{1 \bigtimes 2 \bigtimes 3 \bigtimes 4 \bigtimes 5 \bigtimes 6 \bigtimes 7 \bigtimes \text{bit 8}}_{\text{Data}}} \underbrace{\text{bit 8 } \bigtimes \text{stop }} \bigvee \stackrel{\text{t}}{\text{t}} \underbrace{\text{t}}_{\text{0''}}}
$$

6. The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is set to "0" and thus no interrupt (INTRXx) is generated. Also, the slave controller with the <WU> bit set to "0" can transmit data to the master controller to inform that the data has been successfully received.

TOSHIBA

12. Serial Bus Interface (I2C/SIO)

The TMPM375FSDMG contains 1 Serial Bus Interface (I2C/SIO) channel, in which the following two operating modes are included:

- ・ I2C bus mode (with multi-master capability)
- ・ Clock-synchronous 8-bit SIO mode

In the I2C bus mode, the I2C/SIO is connected to external devices via SCL and SDA.

In the clock-synchronous 8-bit SIO mode, the I2C/SIO is connected to external devices via SCK, SI and SO. The following table shows the programming required to put the I2C/SIO in each operating mode.

Table 12-1 Port settings for using serial bus interface

channel	Operating mode	pin	Port Function Reg- ister	Port Output Control Register	Port Input Control Register	Port Open Drain Output Control Register
SBI	12C bus mode	SCL:PB6 SDA:PF0	PBFR2[6]=1 PFFR2[0]=1	PBCR[6]=1 PFCR[0]=1	PBIE[6]=1 $PFIE[0]=1$	$PBOD[6]=1$ $PFOD[0]=1$
		SCL:PE2 SDA:PB5	PEFR5[2]=1 PBFR5[5]=1	PECR[2]=1 PBCR[5]=1	PEIE[2]=1 PBIE[5]=1	PEOD[2]=1 PBOD[5]=1
	SIO mode	SCK:PB5 SI:PB6 SO:PF ₀	PBFR3[5]=1 PBFR2[6]=1 PFFR2[0]=1	PBCR[6:5]=01(SCK0 output) PBCR[6:5]=00(SCK0 input) PFCR[0]=1	PBIE[6:5]=10(SCK0 output) PBIE[6:5]=11(SCL0 input) $PFIE[0]=0$	PBOD[6:5]=xx PFOD[0]=x

Note:x: Don't care

Note:In I2C bus mode , set a PB6&PF0 ports or PE2&PB5 ports .

12.1 Configuration

12.1 Configuration

The configuration is shown in Figure 12-1.

Figure 12-1 (I2C/SIO) Block Interface

12.2 Register

The following registers control the serial bus interface and provide its status information for monitoring.

The register below performs different functions depending on the mode. For details, refer to ["12.4 Control Reg](#page-266-0)[isters in the I2C Bus Mode"](#page-266-0) and ["12.8 Control register of SIO mode".](#page-290-0)

12.2.1 Registers for each channel

The tables below show the registers and register addresses for each channel.

12.3 I2C Bus Mode Data Format

Figure 12-2 shows the data formats used in the I2C bus mode.

P : Stop condition

Figure 12-2 I2C Bus Mode Data Formats

12.4 Control Registers in the I2C Bus Mode

The following registers control the serial bus interface in the I2C bus mode and provide its status information for monitoring.

12.4.1 SBICR0(Control register 0)

Note:To use the serial bus interface, enable this bit first.

12.4 Control Registers in the I2C Bus Mode

12.4.2 SBICR1(Control register 1)

- Note 1: **Clear <BC[2:0]> to "000" before switching the operation mode to the SIO mode.**
- Note 2: **For details on the SCL line clock frequency, refer to ["12.5.1 Serial Clock"](#page-273-0).**
- Note 3: **After a reset, the <SCK[0]/SWRMON> bit is read as "1". However, if the SIO mode is selected at the SBICR2 register, the initial value of the <SCK[0]> bit is "0".**
- Note 4: **The initial value for selecting a frequency is <SCK[2:0]>=000 and is independent of the read initial value.**
- Note 5: **When <BC[2:0]>="001" and <ACK>="0" in master mode, SCL line may be fixed to "L" by falling edge of SCL line after generation of STOP condition and the other master devices can not use the bus. In the case of bus which is connected with several master devices, the bumber of bits per transfer should be set equal or more than 2 before generation of STOP condition.**

12.4 Control Registers in the I2C Bus Mode

12.4.3 SBICR2(Control register 2)

This register serves as SBISR register by reading it.

Note:**Make sure that modes are not changed during a communication session.Ensure that the bus is free before switching the operating mode to the port mode. Ensure that the port is at the "High" level before switching the operating mode from the port mode to the I2C bus or clocksynchronous 8-bit SIO mode.**

TOSHIBA

12.4.4 SBISR (Status Register)

This register serves as SBICR2 by writing to it.

12.4.5 SBIBR0(Serial bus interface baud rate register 0)

12.4.6 SBIDBR (Serial bus interface data buffer register)

- Note 1: **The transmission data must be written in to the register from the MSB (bit 7). The received data is stored in the LSB.**
- Note 2: **Since SBIBDR has independent buffers for writing and reading, a written data cannot be read. Thus, readmodify-write instructions, such as bit manipulation, cannot be used.**

12.4.7 SBII2CAR (I2Cbus address register)

Note 1: **Please set the bit 0 <ALS> of I2C bus address register SBII2CAR to "0", except when you use a free data format. It operates as a free data format when setting it to "1". Selecting the master fixes to transmission. Selecting the slave fixes to reception.**

Note 2: **Do not set SBII2CAR to "0x00" in slave mode. (If SBII2CAR is set to "0x00", it's recognized that the slave address matches the START byte ("0x01") of the I2C standard received in slave mode.)**

12.5 Control in the I2C Bus Mode

12.5.1 Serial Clock

12.5.1.1 Clock source

SBICR1<SCK[2:0]> specifies the maximum frequency of the serial clock to be output from the SCL pin in the master mode.

Figure 12-3 Clock source

Note:**The maximum speeds in the standard and high-speed modes are specified to 100kHz and 400kHz respectively following the communications standards. Notice that the internal SCL clock frequency is determined by the fsys used and the calculation formula shown above.**

12.5.1.2 Clock Synchronization

The I2C bus is driven by using the wired-AND connection due to its pin structure. The first master that pulls its clock line to the "Low" level overrides other masters producing the "High" level on their clock lines. This must be detected and responded by the masters producing the "High" level.

Clock synchronization assures correct data transfer on a bus that has two or more master.

For example, the clock synchronization procedure for a bus with two masters is shown below.

Figure 12-4 Example of Clock Synchronization

At the point a, Master A pulls its internal SCL output to the "Low" level, bringing the SCL bus line to the "Low" level. Master B detects this transition, resets its "High" level period counter, and pulls its internal SCL output level to the "Low" level.

Master A completes counting of its "Low" level period at the point b, and brings its internal SCL output to the "High" level. However, Master B still keeps the SCL bus line at the "Low" level, and Master A stops counting of its "High" level period counting.After Master A detects that Master B brings its internal SCL output to the "High" level and brings the SCL bus line to the "High" level at the point c, it starts counting of its "High" level period.

After that Master finishes counting the "High" level period, the Master pulls the SCL pin to "Low" and the SCL bus line becomes "Low".

This way, the clock on the bus is determined by the master with the shortest "High" level period and the master with the longest "Low" level period among those connected to the bus.

12.5.2 Setting the Acknowledgement Mode

Setting SBICR1<ACK> to "1" selects the acknowledge mode.When operating as a master, the SBI adds one clock for acknowledgment signal. In slave mode, the clock for acknowledgement signals is counted. In transmitter mode, the SBI releases the SDAx pin during clock cycle to receive acknowledgement signals from the receiver. In receiver mode, the SBI pulls the SDAx pin to the "Low" level during the clock cycle and generates acknowledgement signals. Also in slave mode, if a general-call address is received, the SBI pulls the SDAx pin to the "Low" level during the clock cycle and generates acknowledgement signals. However, the second byte of the general call is necessary to be controlled by software to generate an acknowledgement signal depending on the contents of the second byte.

By setting <ACK> to "0", the non-acknowledgment mode is activated. When operating as a master, the SBI does not generate clock for acknowledgement signals. In slave mode, the clock for acknowledgement signals is counted.

12.5.3 Setting the Number of Bits per Transfer

SBICR1<BC $[2:0]$ > specifies the number of bits of the next data to be transmitted or received.

Under the start condition, $\langle BC[2:0] \rangle$ is set to "000", causing a slave address and the direction bit to be transferred in a packet of eight bits. At other times, <BC[2:0]> keeps a previously programmed value.

12.5.4 Slave Addressing and Address Recognition Mode

Setting "0" to SBII2CAR<ALS> and a slave address in SBII2CAR<SA[6:0]> sets addressing format, and then the SBI recognizes a slave address transmitted by the master device and receives data in the addressing format.

If <ALS> is set to "1", the SBI does not recognize a slave address and receives data in the free data format. In the case of free data format, a slave address and a direction bit are not recognized; they are recognized as data immediately after generation of the start condition.

12.5.5 Operating mode

The setting of SBICR2<SBIM[1:0]> controls the operating mode. To operate in I2C mode, ensure that the serial bus interface pins are at "High" level before setting <SBIM[1:0]> to "10". Also, ensure that the bus is free before switching the operating mode to the port mode.

12.5.6 Configuring the SBI as a Transmitter or a Receiver

Setting SBICR2<TRX> to "1" configures the SBI as a transmitter. Setting <TRX> to "0" configures the SBI as a receiver.

At the slave mode:

- ・ when data is transmitted in the addressing format.
- ・ when the received slave address matches the value specified at SBII2CAR.
- when a general-call address is received; i.e., the eight bits following the start condition are all zeros.

If the value of the direction bit (R/\overline{W}) is "1", <TRX> is set to "1" by the hardware. If the bit is "0", $\langle \text{TRX}\rangle$ is set to "0".

As a master device, the SBI receives acknowledgement from a slave device. If the direction bit of "1" is transmitted, <TRX> is set to "0" by the hardware. If the direction bit is "0", <TRX> changes to "1". If the SBI does not receive acknowledgement, <TRX> retains the previous value.

 $\langle TRX \rangle$ is cleared to "0" by the hardware when it detects the stop condition on the bus or the arbitration lost.

If SBI is used in free data format, <TRX> is not changed by the hardware.

12.5.7 Configuring the SBI as a Master or a Slave

Setting SBICR2<MST> to "1" configures the SBI to operate as a master device.

Setting <MST> to "0" configures the SBI as a slave device. <MST> is cleared to "0" by the hardware when it detects the stop condition on the bus or the arbitration lost.

12.5.8 Generating Start and Stop Conditions

When SBISR<BB> is "0", writing "1" to SBICR2<MST, TRX, BB, PIN> causes the SBI to start a sequence for generating the start condition and to output the slave address and the direction bit prospectively written in the data buffer register. <ACK> must be set to "1" in advance.

When <BB> is "1", writing "1" to <MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus. The contents of <MST, TRX, BB, PIN> should not be altered until the stop condition appears on the bus.

If SCL bus line is pulled "Low" by other devices when the stop condition is generated, the stop condition is generated after the SCL line is released.

Figure 12-6 Generating the Stop Condition

 $SBISR < BB$ can be read to check the bus state. SB is set to "1" when the start condition is detected on the bus (the bus is busy), and cleared to "0" when the stop condition is detected (the bus is free).

12.5.9 Interrupt Service Request and Release

In master mode, a serial bus interface request (INTSBI) is generated when the transfer of the number of clock cycles set by $\langle BC \rangle$ and $\langle ACK \rangle$ is completed.

In slave mode, INTSBI is generated under the following conditions.

- ・ After output of the acknowledge signal which is generated when the received slave address matches the slave address set to SBII2CAR<SA[6:0]>.
- After the acknowledge signal is generated when a general-call address is received.
- When the slave address matches or a data transfer is completed after receiving a general-call address.

In the address recognition mode ($\langle ALS \rangle =$ "0"), INTSBI is generated when the received slave address matches the values specified at SBII2CAR or when a general-call (eight bits data following the start condition is all "0") is received.

When an interrupt request (INTSBI) is generated, SBICR2<PIN> is cleared to "0". While <PIN> is cleared to "0", the SBI pulls the SCL line to the "Low" level.

 \langle PIN> is set to "1" when data is written to or read from SBIDBR. It takes a period of t_{LOW} for the SCL line to be released after <PIN> is set to "1". When the program writes "1" to <PIN>, it is set to "1". However, writing "0" does not clear this bit to "0".

Note:When When arbitration occurs while a slave address and direction bit are transferred in the master mode, <PIN> is cleared to "0" and INTSBI occurs. This does not relate to whether a slave address matches <SA>.

12.5.10 Arbitration Lost Detection Monitor

The I2C bus has the multi-master capability (there are two or more masters on a bus), and requires the bus arbitration procedure to ensure correct data transfer.

A master that attempts to generate the start condition while the bus is busy loses bus arbitration, with no start condition occurring on the SDA and SCL lines.The I2C-bus arbitration takes place on the SDA line.

The arbitration procedure for two masters on a bus is shown below.

Up until the point a, Master A and Master B output the same data. At the point a, Master A outputs the "Low" level and Master B outputs the "High" level.

Then Master A pulls the SDA bus line to the "Low" level because the line has the wired-AND connection. When the SCL line goes high at the point b, the slave device reads the SDA line data, i.e., data transmitted by Master A. At this time, data transmitted by Master B becomes invalid.

This condition of Master B is called "Arbitration Lost". Master B releases its SDA pin, so that it does not affect the data transfer initiated by another master. If two or more masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.

A master compares the SDA bus line level and the internal SDA output level at the rising of the SCL line. If there is a difference between these two values, Arbitration Lost occurs and SBISR<AL> is set to "1".

When an arbitration lost occures, SBIxSR<MST> and <TRX> are cleared to "0", causing the SBI to operate as a slave receiver and it stops the clock output during data transfer.If the master device which sends a slave address and direction bit generates Arbitration lost, it receives a slave address and direction bit which are sent by other master devices as slave device.Regardless of whether a received slave address matches <SA>, <PIN> is cleared to "0" and INTSBI occurs.

<AL> is cleared to "0" when data is written to or read from SBIDBR or data is written to SBICR2.

Figure 12-8 Example of Master B Lost Arbitration (D7A = D7B, D6A = D6B)

12.5.11 Slave Address Match Detection Monitor

When the SBI operates as a slave device in the address recognition mode (SBII2CAR<ALS>="0"), SBISR<AAS> is set to "1" on receiving the general-call address or the slave address that matches the value specified at SBII2CAR.

When <ALS> is "1", <AAS> is set to "1" when the first data word has been received. <AAS> is cleared to "0" when data is written to or read from SBIDBR.

12.5.12 General-call Detection Monitor

When the SBI operates as a slave device, SBISR<ADO> is set to "1" when it receives the general-call address; i.e., the eight bits following the start condition are all zeros.

<ADO> is cleared to "0" when the start or stop condition is detected on the bus.

12.5.13 Last Received Bit Monitor

SBISR<LRB> is set to the SDA line value that was read at the rising of the SCL line.

In the acknowledgment mode, reading SBISR<LRB> immediately after generation of the INTSBI interrupt request causes ACK signal to be read.

12.5.14 Data Buffer Register (SBIDBR)

Reading or writing SBIDBR initiates reading received data or writing transmitted data.

When the SBI is acting as a master, setting a slave address and a direction bit to this register generates the start condition.

12.5.15 Baud Rate Register (SBIBR0)

The SBIBR0<I2SBI> register determines if the SBI operates or not when it enters the IDLE mode.

This register must be programmed before executing an instruction to switch to the standby mode.

12.5.16 Software Reset

If the serial bus interface circuit locks up due to external noise, it can be initialized by using a software reset.

Writing "10" followed by "01" to SBICR2<SWRST[1:0]> generates a reset signal that initializes the serial bus interface circuit. When writing SBIxCR2<SWRST[1:0]>, set SBIxCR2<MST><TRX><BB><PIN> to "0000" and SBIxCR2<SBIM[1:0]> to "10" for I2C bus mode. After a reset, all control registers and status flags are initialized to their reset values. When the serial bus interface is initialized, \leq SWRST> is automatically cleared to "0".

Note:A software reset causes the SBI operating mode to switch from the I2C mode to the port mode.

TOSHIBA

12.6 Data Transfer Procedure in the I2C Bus Mode

12.6.1 Device Initialization

Firstly, set SBICR1<ACK><SCK[2:0]>. Set "1" to <ACK> to specify the acknowledgement mode. Set "000" to SBICR1<BC[2:0]>.

Secondly, set <SA[6:0]> (a slave address) and <ALS> to SBII2CAR. (In the addressing format mode, set $<$ ALS $>$ ="0").

Finally, to configure the Serial Bus Interface as a slave receiver, ensure that the serial bus interface pin is at "High" first. Then write "000" to SBICR2<MST><TRX><BB>, "1" to <PIN>, "10" to <SBIM[1:0]> and "00" to <SWRST[1:0]>.

Note:Initialization of the serial bus interface circuit must be completed within a period that any device does not generate start condition after all devices connected to the bus were initialized. If this rule is not followed, data may not be received correctly because other devices may start transfer before the initialization of the serial bus interface circuit is completed.

Specifies ACK and SCL clock. Specifies a slave address and an address recognition mode. Configures the SBI as a slave receiver.

Note:X; Don't care

12.6.2 Generating the Start Condition and a Slave Address

12.6.2.1 Master mode

In the master mode, the following steps are required to generate the start condition and a slave address.

First, ensure that the bus is free (\langle BB $>$ = "0"). Then, write "1" to SBICR1 \langle ACK $>$ to select the acknowledgment mode. Write to SBIDBR a slave address and a direction bit to be transmitted.

When $\langle BB \rangle = "0"$, writing "1111" to SBICR2 $\langle MST, TRX, BB, PIN \rangle$ generates the start condition on the bus. Following the start condition, the SBI generates nine clocks from the SCL pin. The SBI outputs the slave address and the direction bit specified at SBIDBR with the first eight clocks, and releases the SDA line in the ninth clock to receive an acknowledgment signal from the slave device.

The INTSBI interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0". In the master mode, the SBI holds the SCL line at the "Low" level while <PIN> is = "0".<TRX> changes its value according to the transmitted direction bit at generation of the INTSBI interrupt request, provided that an acknowledgment signal has been returned from the slave device.

Note:To output salve address, check with software that the bus is free before writing to SBIDBR. If this rule is not followed, data being output on the bus may get ruined.

Settings in main routine

12.6.2.2 Slave mode

In the slave mode, the SBI receives the start condition and a slave address.

After receiving the start condition from the master device, the SBI receives a slave address and a direction bit from the master device during the first eight clocks on the SCL line.

If the received address matches its slave address specified at SBII2CAR or is equal to the general-call address, the SBI pulls the SDA line to the "Low" level during the ninth clock and outputs an acknowledgment signal.

The INTSBI interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0". In the slave mode, the SBI holds the SCL line at the "Low" level while <PIN> is "0".

Figure 12-9 Generation of the Start Condition and a Slave Address

12.6.3 Transferring a Data Word

At the end of a data word transfer, the INTSBI interrupt is generated to test <MST> to determine whether the SBI is in the master or slave mode.

12.6.3.1 Master mode (<MST> = "1")

Test <TRX> to determine whether the SBI is configured as a transmitter or a receiver.

(1) Transmitter mode (<TRX> = "1")

Test <LRB>. If <LRB> is "1", that means the receiver requires no further data.

The master then generates the stop condition as described later to stop transmission.

If <LRB> is "0", that means the receiver requires further data.If the next data to be transmitted has eight bits, the data is written into SBIDBR. If the data has different length, $\langle BC[2:0] \rangle$ and <ACK> are programmed and the transmit data is written into SBIDBR.Writing the data makes <PIN> to "1", causing the SCL pin to generate a serial clock for transferring a next data word, and the SDA pin to transfer the data word.

After the transfer is completed, the INTSBI interrupt request is generated, <PIN> is cleared to "0", and the SCL pin is pulled to the "Low" level.

To transmit more data words, test <LRB> again and repeat the above procedure.

INTSBI interrupt

```
if MST = 0Then go to the slave-mode processing
if TRX = 0 Then go to the receiver-mode processing.
if LRB = 0 Then go to processing for generating the stop condition.
SBICR1 ← X X X X 0 X X X Specifies the number of bits to be transmitted and
                                                        specify whether ACK is required.
SBIDBR \leftarrow X X X X X X X X Writes the transmit data.
 End of interrupt processing.
```
Note:**X; Don't care**

(2) Receiver mode (<TRX> = "0")

If the next data to be transmitted has eight bits, the transmit data is written into SBIDBR.

If the data has different length, $\langle BC[2:0] \rangle$ and $\langle ACK \rangle$ are programmed and the received data is read from SBIDBR to release the SCL line. (The data read immediately after transmission of a slave address is undefined.) On reading the data, $\langle PIN \rangle$ is set to "1", and the serial clock is output to the SCL pin to transfer the next data word.In the last bit, when the acknowledgment signal becomes the "Low" level, "0" is output to the SDA pin.

After that, the INTSBI interrupt request is generated, and $\langle PIN \rangle$ is cleared to "0", pulling the SCL pin to the "Low" level.Each time the received data is read from SBIDBR, one-word transfer clock and an acknowledgement signal are output.

Figure 12-11 <BC[2:0]>= "000",<ACK>= "1" (Receiver Mode)

To terminate the data transmission from the transmitter, <ACK> must be cleared to "0" immediately before reading the data word second to last.

This disables generation of an acknowledgment clock for the last data word.

When the transfer is completed, an interrupt request is generated. After the interrupt processing, $\langle BC[2:0] \rangle$ must be set to "001" and the data must be read so that a clock is generated for 1-bit transfer.

At this time, the master receiver holds the SDA bus line at the "High" level, which signals the end of transfer to the transmitter as an acknowledgment signal.

In the interrupt processing for terminating the reception of 1-bit data, the stop condition is generated to terminate the data transfer.

Figure 12-12 Terminating Data Transmission in the Master Receiver Mode

Example: When receiving N data word INTSBI interrupt (after data transmission) 7 6 5 4 3 2 1 0 SBICR1 \leftarrow X X X X 0 X X X Sets the number of bits of data to be received and specify whether ACK is required. Reg. ← SBIDBR Reads dummy data. End of interrupt INTSBI interrupt (first to (N-2)th data reception) 7 6 5 4 3 2 1 0 Req. ← SBIDBR Reads the first to (N-2)th data words. End of interrupt INTSBI interrupt ((N-1)th data reception) 7 6 5 4 3 2 1 0 SBICR1 \leftarrow X X X 0 0 X X X Disables generation of acknowledgement clock. Reg. ← SBIDBR Reads the (N-1)th data word. End of interrupt INTSBI interrupt (Nth data reception) 7 6 5 4 3 2 1 0 SBIxCR1 ← 0 0 1 0 0 X X X Disables generation of acknowledgement clock. Reg. ← SBIDBR Reads the Nth data word.

INTSBI interrupt (after completing data reception)

Processing to generate the stop condition. Terminates the data transmission. End of interrupt

End of interrupt

12.6.3.2 Slave mode (<MST> = "0")

In the slave mode, the SBI generates the INTSBI interrupt request on four occasions:

1) when the SBI has received any slave address from the master.

2) when the SBI has received a general-call address.

3) when the received slave address matches its address.

4) when a data transfer has been completed in response to a general-call.

Also, if the SBI detects Arbitration Lost in the master mode, it switches to the slave mode.

Upon the completion of data word transfer in which Arbitration Lost is detected, the INTSBI interrupt request is generated, <PIN> is cleared to "0", and the SCL pin is pulled to the "Low" level.

When data is written to or read from SBIDBR or when <PIN> is set to "1", the SCLx pin is released after a period of t_{LOW} .

However, the second byte of the general call is necessary to be controlled by software to generate an acknowledgement signal depending on the contents of the second byte.

In the slave mode, the normal slave mode processing or the processing as a result of Arbitration Lost is carried out.

SBISR<AL>, <TRX>, <AAS> and <ADO> are tested to determine the processing required.

["Table 12-2 Processing in Slave Mode"](#page-286-0)shows the slave mode states and required processing.

Example: When the received slave address matches the SBI's own address and the direction bit is "1" in the slave receiver mode.

INTSBI interrupt

if $TRY = 0$ Then go to other processing. if $AL = 0$ Then go to other processing. if $AAS = 0$ Then go to other processing. SBICR1 \leftarrow X X X 1 0 X X X Sets the number of bits to be transmitted. SBIDBR \leftarrow X X X X X X X X Sets the transmit data.

Note:X; Don't care

Table 12-2 Processing in Slave Mode

12.6.4 Generating the Stop Condition

When SBISR<BB> is "1", writing "1" to SBICR2<MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus.

Do not alter the contents of <MST, TRX, BB, PIN> until the stop condition appears on the bus.

If another device is holding down the SCL bus line, the SBI waits until the SCL line is released.

After that, the SDA pin goes "High", causing the stop condition to be generated.

 7 6 5 4 3 2 1 0 SBICR2 \leftarrow 1 1 0 1 1 0 0 0 0 Generates the stop condition.

Figure 12-13 Generating the Stop Condition

12.6.5 Restart Procedure

Restart is used when a master device changes the data transfer direction without terminating the transfer to a slave device.The procedure of generating a restart in the master mode is described below.

First, write SBICR2<MST, TRX, BB> to "0" and write "1" to <PIN> to release the bus. At this time, the SDAx pin is held at the "High" level and the SCLx pin is released. Because no stop condition is generated on the bus, other devices recognize that the bus is busy.

Then, test SBISR<BB> and wait until it becomes "0" to ensure that the SCLx pin is released.

Next, test <LRB> and wait until it becomes "1" to ensure that no other device is pulling the SCLx bus line to the "Low" level.

Once the bus is determined to be free by following the above procedures, follow the procedures described in ["12.6.2 Generating the Start Condition and a Slave Address"t](#page-280-0)o generate the start condition.

To satisfy the setup time of restart, at least 4.7μs wait period (in the standard mode) must be created by the software after the bus is determined to be free.

```
Note 1: Do not write <MST> to "0" when it is "0". (Restart cannot be initiated.)
```
Note 2: **When the master device is acting as a receiver, data transmission from the slave device which serves as a transmitter must be completed before generating a restart. To complete data transfer, slave device must receive a "High" level acknowledge signal. For this reason, <LBR> before generating a restart becomes "1", the rising edge of the SCL line is not detected even <LBR>=**
"1" is confirmed by following the restart procedure. To check the status of the SCL line, read the port.

Note:X; Don't care

Figure 12-14 Timing Chart of Generating a Restart

12.7 Precautions on Use of Multi-master

Prepare recovery process by software in case that communication is in lock state in multi-master mode.

Example of recovery process

- 1. Start timer for timeout detection synchronizing with starting communication.
- 2. If a serial interface interrupt (INTSBIx) does not occur within the specified time, a timeout occurs and the MCU determines that communication is locked up.
- 3. Do software reset on serial bus interface to release the condition that communication is locked up.
- 4. Adjust transmission timings. (note)
- 5. Resend transmission data.

Note:Adjust transmission timing between the MCUs to avoid overlapping the transmission timing.

12.8 Control register of SIO mode

The following registers control the serial bus interface in the clock-synchronous 8-bit SIO mode and provide its status information for monitoring.

12.8.1 SBICR0(control register 0)

12.8.2 SBICR1(Control register 1)

- Note 1: **After a reset, the <SCK[0]> bit is read as "1". However, if the SIO mode is selected at the SBICR2 register, the initial value is read as "0". In this document, the value written in the column "after reset" is the value after setting the SIO mode in the initial state. The descriptions of the SBICR2 register and the SBISR register are the same.**
- Note 2: **Set <SIOS> to "0" and <SIOINH> to "1" before programming the transfer mode and the serial clock.**

12.8.3 SBIDBR (Data buffer register)

Note 1: **The transmission data must be written in to the register from the MSB (bit 7). The received data is stored in the LSB.**

Note 2: **Since SBIDBR has independent buffers for writing and reading, a written data cannot be read. Thus, readmodify-write instructions, such as bit manipulation, cannot be used.**

12.8 Control register of SIO mode

12.8.4 SBICR2(Control register 2)

This register serves as SBISR register by writing to it.

Note 1: **In this document, the value written in the column "after reset" is the value after setting the SIO mode in the initial state.**

Note 2: **Make sure that modes are not changed during a communication session.**

TOSHIBA

12.8.5 SBISR (Status Register)

This register serves as SBICR2 by writing to it.

Note:**In this document, the value written in the column "after reset" is the value after setting the SIO mode in the initial state.**

12.8 Control register of SIO mode

12.8.6 SBIBR0 (Baud rate register 0)

TOSHIBA

12.9 Control in SIO mode

12.9.1 Serial Clock

12.9.1.1 Clock source

Internal or external clocks can be selected by programming SBICR1<SCK[2:0]>.

(1) Internal clocks

In the internal clock mode, one of the seven frequencies can be selected as a serial clock, which is output to the outside through the SCKx pin.

At the beginning of a transfer, the SCKx pin output becomes the "High" level.

If the program cannot keep up with this serial clock rate in writing the transmit data or reading the received data, the SBI automatically enters a wait period. During this period, the serial clock is stopped automatically and the next shift operation is suspended until the processing is completed.

Figure 12-15 Automatic Wait

(2) External clock (<SCK[2:0]> = "111")

The SBI uses an external clock supplied from the outside to the SCKx pin as a serial clock.

For proper shift operations, the serial clock at the "High" and "Low" levels must have the pulse widths as shown below.

Figure 12-16 Maximum Transfer Frequency of External Clock Input

12.9.1.2 Shift Edge

Leading-edge shift is used in transmission. Trailing-edge shift is used in reception.

Leading-edge shift

Data is shifted at the leading edge of the serial clock (or the falling edge of the SCKx pin input/output).

Trailing-edge shift

Data is shifted at the trailing edge of the serial clock (or the rising edge of the SCKx pin input/output).

12.9.2 Transfer Modes

The transmit mode, the receive mode or the transmit/receive mode can be selected by programming SBICR1<SIOM[1:0]>.

12.9.2.1 8-bit transmit mode

Set the control register to the transmit mode and write the transmit data to SBIDBR.

After writing the transmit data, writing "1" to SBICR1<SIOS> starts the transmission. The transmit data is moved from SBIDBR to a shift register and output to the SO pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the transmit data is transferred to the shift register, SBIDBR becomes empty, and the INTSBI (buffer-empty) interrupt is generated, requesting the next transmit data.

In the internal clock mode, the serial clock will be stopped and automatically enter the wait state, if next data is not loaded after the 8-bit data has been fully transmitted. The wait state will be cleared when SBIDBR is loaded with the next transmit data.

In the external clock mode, SBIDBR must be loaded with data before the next data shift operation is started. Therefore, the data transfer rate varies depending on the maximum latency between when the interrupt request is generated and when SBIDBR is loaded with data in the interrupt service program.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting SBISR<SIOF> to "1" to the falling edge of SCK.

Transmission can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, remaining data is output before transmission ends. The program checks SBISR<SIOF> to determine whether transmission has come to an end. <SIOF> is cleared to "0" at the end of transmission. If <SIOINH> is set to "1", the transmission is aborted immediately and <SIOF> is cleared to "0".

When in the external clock mode, <SIOS> must be cleared to "0" before next data shifting. If <SIOS> does not be cleared to "0" before next data shifting, SBI output dummy data and stopped.

Example: Example of programming (external clock) to terminate transmission by <SIO>

12.9.2.2 8-bit receive mode

Set the control register to the receive mode. Then writing "1" to SBICR1<SIOS> enables reception.Data is taken into the shift register from the SI pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBIDBR and the INTSBI (buffer-full) interrupt request is generated to request reading the received data. The interrupt service program then reads the received data from SBIDBR.

In the internal clock mode, the serial clock will be stopped and automatically be in the wait state until the received data is read from SBIDBR.

In the external clock mode, shift operations are executed in synchronization with the external clock. The maximum data transfer rate varies, depending on the maximum latency between generating the interrupt request and reading the received data

Reception can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, reception continues until all the bits of received data are written to SBIDBR. The program checks SBISR<SIOF> to determine whether reception has come to an end.<SIOF> is cleared to "0" at the end of reception. After confirming the completion of the reception, last received data is read. If <SIOINH> is set to "1", the reception is aborted immediately and <SIOF> is cleared to "0". (The received data becomes invalid, and there is no need to read it out.)

Note:**The contents of SBIDBR will not be retained after the transfer mode is changed. The ongoing reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.**

Reg. ← SBIDBR Reads the received data.

Figure 12-19 Receive Mode (Example: Internal Clock)

12.9.2.3 8-bit transmit/receive mode

Set the control register to the transfer/receive mode. Then writing the transmit data to SBIDBR and setting SBICR1<SIOS> to "1" enables transmission and reception.The transmit data is output through the SOx pin at the falling of the serial clock, and the received data is taken in through the SI pin at the rising of the serial clock, with the least-significant bit (LSB) first. Once the shift register is loaded with the 8 bit data, it transfers the received data to SBIDBR and the INTSBI interrupt request is generated.The interrupt service program reads the received data from the data buffer register and writes the next transmit data. Because SBIDBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.

In the internal clock operation, the serial clock will be automatically in the wait state until the received data is read and the next transmit data is written.

In the external clock mode, shift operations are executed in synchronization with the external serial clock. Therefore, the received data must be read and the next transmit data must be written before the next shift operation is started.The maximum data transfer rate for the external clock operation varies depending on the maximum latency between when the interrupt request is generated and when the transmit data is written.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting <SIOF> to "1" to the falling edge of SCK.

Transmission and reception can be terminated by clearing <SIOS> to "0" or setting SBICR1<SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, transmission and reception continue until the received data is fully transferred to SBIDBR. The program checks SBISR<SIOF> to determine whether transmission and reception have come to an end. <SIOF> is cleared to "0" at the end of transmission and reception.If <SIOINH> is set to "1", the transmission and reception is aborted immediately and <SIOF> is cleared to "0".

Note:**The contents of SBIDBR will not be retained after the transfer mode is changed. The ongoing transmission and reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.**

TOSHIBA

Figure 12-20 Transmit/Receive Mode (Example: Internal Clock)

12.9.2.4 Data retention time of the last bit at the end of transmission

Under the condition SBICR1<SIOS>= "0", the last bit of the transmitted data retains the data of SCK rising edge as shown below. Transmit mode and transmit/receive mode are the same.

12. Serial Bus Interface (I2C/SIO)

12.9 Control in SIO mode

13. 12-Bit Analog-to-Digital Converter

The TMPM375FSDMG contains a 12-bit successive-approximation analog-to-digital converter (ADC).

The ADC unit B (ADC B) has 5 analog inputs. Four inputs are able to use for shunt resistor currents of motor 0. And one input is connected with operational amp output. Thus four inputs can use for external input.

Four external analog input pins (AINB9 to AINB12) can also be used as input/output ports.

13.1 Functions and features

- 1. It can select analog input and start AD conversion when receiving trigger signal from PMD or TMRB(interrupt).
- 2. It can select analog input, in the Software Trigger Program and the Constant Trigger Program.
- 3. The ADCs has twelve register for AD conversion result.
- 4. The ADCs generate interrupt signal at the end of the program which was started by PMD trigger and TMRB trigger.
- 5. The ADCs generate interrupt signal at the end of the program which are the Software Trigger Program and the Constant Trigger Program.
- 6. The ADCs have the AD conversion monitoring function. When this function is enabled, an interrupt is generated when a conversion result matches the specified comparison value.

13.2 Block Diagram

Figure 13-1 AD converters Block Diagram

13.3 List of Registers

Note:Access to the "Reserved" areas are prohibited.

AD conversion is performed at the clock frequency selected in the ADC Clock Setting Register.

13.4.1 ADxCLK (Clock Setting Register)

- Note 1: Frequency of SCLK can be use up to 40MHz.
- Note 2: AD conversion is performed at the clock frequency selected in this register. The conversion clock frequency must be selected to ensure the guaranteed accuracy.
- Note 3: The conversion clock must not be changed while AD conversion is in progress.

13.4.2 ADxMOD0 (Mode Setting Register 0)

13.4.4 ADxMOD2 (Mode Setting Register 2)

13.4.5 ADxMOD3 (Mode Setting Register 3)

Note:ADxMOD3<PMODE[2:0]> must be set to "100". And do not change other bits in ADxMOD3 register.

13.4.6 ADxCMPCR0(Monitoring Setting Register 0)

After fixing the conversion result, the interrupt signal (INTADxCPn) is generated.

(x=B,n=A ;A: Monitor0)

13.4.7 ADxCMPCR1(Monitoring Setting Register 1)

After fixing the conversion result, the interrupt signal (INTADxCPn) is generated.

 $(x=B,n=B ; B: Monitor1)$

13.4.8 ADxCMP0(Conversion Result Compare Register 0)

13.4.9 ADxCMP1(Conversion Result Compare Register 1)

13.4.10 ADxREG0(Conversion Result Register 0)

13.4.11 ADxREG1(Conversion Result Register 1)

13.4.12 ADxREG2(Conversion Result Register 2)

13.4.13 ADxREG3(Conversion Result Register 3)

13.4.14 ADxREG4(Conversion Result Register 4)

13.4.15 ADxREG5(Conversion Result Register 5)

13.4.16 ADxREG6(Conversion Result Register 6)

13.4.17 ADxREG7(Conversion Result Register 7)

13.4.18 ADxREG8(Conversion Result Register 8)

13.4.19 ADxREG9(Conversion Result Register 9)

13.4.20 ADxREG10(Conversion Result Register 10)

13.4.21 ADxREG11(Conversion Result Register 11)

13.4.22 PMD Trigger Program Registers

AD conversion can be started by a trigger from the PMD (programmable motor driver).

The PMD trigger program registers are used to specify the program to be started by each of six triggers generated by the PMD, to select the interrupt to be generated upon completion of the program and to select the AIN input to be used.

The PMD trigger program registers include three types of registers.

 $(x=B : ADC Unit)$

• PMD Trigger Program Number Select Register (ADxPSEL6 to ADxPSEL11)

The PMD Trigger Program Number Select Register (ADxPSELn) specifies the program to be started by each of six AD conversion start signals corresponding to six triggers(PMD1TRG0 to 5) generated by the PMD. Programs 0 to 5 are available.

"ADxPSEL6 to ADxPSEL11" corresponds to "PMD1TRG0 to 5".

PMD Trigger Interrupt Select Register (ADxPINTS0 to ADxPINTS5)

The PMD Trigger Interrupt Select Registers (ADxPINTS0 to ADxPINTS5) select the interrupt to be generated upon completion of each program, and enables or disables the interrupt.

ADxPINTS0 corresponds to program 0, and it exists to ADxPINT5 (program 5).

PMD Trigger Program Register (ADxPSET0 to ADxPSET5)

The PMD Trigger Program Setting Registers (ADxPSET0 to ADxPSET5) specify the settings for each of programs 0 to 5. Each PMD Trigger Program Register is comprised of four registers for specifying the AIN input to be converted. The conversion results corresponding to the ADx-PSETn0 to ADxPSETn3 registers are stored in the Conversion Result Registers 0 to 3 (ADxREG0 to ADxREG3).

Figure 13-2 PMD Trigger Program Registers

13.4.22.1 ADxPSEL6 to ADxPSEL11(PMD Trigger Program Number Select Register 6 to 11)

ADxPSEL6:PMD Trigger Program Number Select Register 6

ADxPSEL7:PMD Trigger Program Number Select Register 7

ADxPSEL8:PMD Trigger Program Number Select Register 8

ADxPSEL9:PMD Trigger Program Number Select Register 9

ADxPSEL10:PMD Trigger Program Number Select Register 10

ADxPSEL11:PMD Trigger Program Number Select Register 11

Table 13-1 Program number select

13.4.22.2 ADxPINTS0 to 5(PMD Trigger Interrupt Select Register 0 to 5)

ADxPINTS0:PMD Trigger Interrupt Select Register 0

ADxPINTS1:PMD Trigger Interrupt Select Register 1

ADxPINTS3:PMD Trigger Interrupt Select Register 3

ADxPINTS4:PMD Trigger Interrupt Select Register 4

ADxPINTS5:PMD Trigger Interrupt Select Register 5

13.4.22.3 ADxPSET0 to 5(PMD Trigger Program Register 0 to 5)

Each ADxPSETn (n=0 to 5:Program number) is composed of four sets that assume <AINSPnm [4:0]>, <UVWISnm[1:0]>, and <ENSPnm> in a couple. (m=0 to 3)(x=B : ADC Unit)

Setting the <ENSPnm> to "1" enables the the <UVWISnm[1:0]>, the <AINSPnm[4:0]> bits are used to select the AIN pin to be used. With these condisions, the AD conversion is started and then stored into a conversion result register.

Table 13-2 Select the AIN pin

ADxPSET0:PMD Trigger Program Register 0

ADxPSET1:PMD Trigger Program Register 1

ADxPSET3:PMD Trigger Program Register 3

ADxPSET5:PMD Trigger Program Register 5

13.4.23 ADxTSET03 / ADxTSET47 / ADxTSET811 (Timer Trigger Program Registers)

AD conversion can be started by INTTB51 generated from Timer5(TMRB5) as a trigger. There are twelve 8-bit registers for programming timer triggers. Setting the <ENSTm> to "1" enables the ADxTSETm register. The <AINSTm[4:0]> are used to select the AIN pin to be used. The numbers of the Timer Trigger Program Registers correspond to those of the AD Conversion Result Registers. When finished this AD conversion, interrupt : INTADxTMR is generated.

 $(m=0 \text{ to } 11)$, $(x=B : ADC$ Unit)

ADxTSET03: Timer Trigger Program Registers 03

ADxTSET47: Timer Trigger Program Registers 47

ADxTSET811: Timer Trigger Program Registers 811

13.4.24 ADxSSET03 / ADxSSET47 / ADxSSET811(Software Trigger Program Registers)

AD conversion can be started by software. There are twelve 8-bit registers for programming software triggers. Setting the <ENSSm> to "1" enables the ADxSSETm register. The <AINSSm[4:0]> are used to select the AIN pin to be used. The numbers of the Software Trigger Program Registers correspond to those of the Conversion Result Registers. When finished this AD conversion, interrupt :INTADxSFT is generated.

 $(m=0 \text{ to } 11)$, $(x=B : ADC$ Unit)

ADxSSET03: Software Trigger Program Registers 03

ADxSSET811: Software Trigger Program Registers 811

13.4.25 ADxASET03 / ADxASET47 / ADxASET811(Constant Conversion Program Registers)

The ADCs allow conversion triggers to be constantly enabled. There are twelve 8-bit registers for programming constant triggers. Setting the <ENSAm> to "1" enables the ADxASETm register. The <AINSAm[4:0]> are used to select the AIN pin to be used. The numbers of the Constant Trigger Program Registers correspond to those of the Conversion Result Registers.

 $(m=0 \text{ to } 11)$, $(x=B : ADC$ Unit)

ADxASET03: Constant Conversion Program Registers03

13.4 Register Descriptions

ADxASET811: Cnstant Conversion Program Registers 811

13.5 Operation Descriptions

13.5.1 Analog Reference Voltages

For the High-level and Low-level analog reference voltages, the VREFHB and VREFLB pins are used in ADC B.

The internal amplifiers share the power supply and GND, which are connected to AMPVDD5 and AMPVSS respectively.

- Note 1: During AD conversion, do not change the output data of port J/K, to avoid the influence on the conversion result.
- Note 2: AD conversion results might be unstable by the following conditions. Input operation is executed. Output operation is executed. Output current of port varies. Take a countermeasure such as averaging the multiple conversion results, to get precise value.

13.5.2 Starting AD Conversion

AD conversion is started by software or one of the following three trigger signals.

- PMD trigger (See ["13.4.22 PMD Trigger Program Registers"](#page-327-0))
- ・ Timer trigger (TMRB5) (See "[13.4.23](#page-343-0) Timer Trigger Program Registers.")
- Software trigger (See "[13.4.24](#page-347-0) Software Trigger Program Registers.")

These start triggers are given priorities as shown below.

When a higher-priority trigger occurs while an AD conversion is in progress, a higher-priority trigger is

handled stop the ongoing program and start AD conversion correspond to a higher-priority trigger number. When the PMD trigger occurs while a PMD triggered AD conversion is in progress, the PMD trigger is handled after the ongoing program is completed.

It has some delay from generation of trigger to start of AD conversion. The delay depends on the trigger. The following timing chart and table show the delay.

Note 1: Delay time from trigger to start of AD conversion.

Note 2: Delay time to the 2nd or after conversion in plural conversions with one trigger.

13.5.3 AD Conversion Monitoring Function

The ADCs have the AD conversion monitoring function. When this function is enabled, an interrupt is generated when a conversion result matches the specified comparison value.

To enable the monitoring function, set ADxCMPCR0<CMP0EN> or ADxCMPCR1<CMP1EN> to "1". In the monitoring function, if the value of AD conversion result register to which the monitoring function is assigned corresponds to the comparison condition specified by ADxCMCR0<ADBIG0>/ADxCMPR1<AD-BIG1>, the interrupt (INTADxCPA for ADxCMPCR0, INTADxCPB for ADxCMPCR1) is generated. The comparison is executed at the timing of storing the conversion result into the register.

Note 1: The AD conversion result store flag (<ADRxRF>) is not cleared by the comparison function.

Note 2: The comparison function differs from reading the conversion result by software. Therefore, if the next conversion is completed without reading the previous result, the overrun flag $(<$ OVRx $>$) is set.

13.6 Timing chart of AD conversion

The following shows a timing chart of software trigger conversion, constant conversion and acceptance of trigger.

13.6.1 Software trigger Conversion

In the software trigger conversion, the interrupt is generated after completion of conversion programmed by ADxSSET03, ADxSSET47 and ADxSSET811.(Figure 13-4)

If the ADxMOD1<ADEN> is cleared to "0" during AD conversion, the ongoing conversion stops without storing to the result register.(Figure 13-5)

Figure 13-5 Writing "0" to <ADEN> during the software trigger AD conversion

Result register for AINB9

result register

 \lt

 \tilde{z}

13.6.2 Constant Conversion

In the constant conversion, if the next conversion completes without reading the previous result from the conversion result register, the overrun flag is set to "1". In this case, the previous conversion result in the conversion result register is overwritten by the next result. The overrun flag is cleared by reading of the conversion result.(Figure 13-6)

Figure 13-6 Constant conversion

The interrupt is generated after completion of the software AD conversion.

13.6.3 AD conversion by trigger

When the PMD trigger is occurred during the software trigger conversion, the ongoing conversion stops immediately and start AD conversion correspond to PMD trigger.(Figure 13-7) After the completion of conversion by PMD trigger, the software trigger conversion starts from the beginning programmed setting. When the timer trigger is occurred, also same response. (Figure 13-8)

Condition

Software trigger conversion interrupt INTADBSFT

(When the interrupt is enabled by ADBPINTS)

Figure 13-7 AD conversion by PMD trigger

Condition Software trigger setting: AINB9, AINB10, AINB11 Timer trigger setting: AINB12

Note: When timer trigger is not used, do not use INTTB51. Set TB5IM<TBIM1> to "1".
13.7 Usage Examples

13.7.1 Successive Conversion Using One PMD1(Three Shunts) and One ADC

The following shows a circuit diagram for AD conversion using one PMD1 for three shunts and one ADC.

Example ADC settings are shown below.

ADC UnitB

Programs 0 to 5 are assigned to trigger inputs PMD1TRG0 to 5. "reg0" and "reg1" indicate the PMD Trigger Program Registers ADBPSETn[7:0] and ADBPSETn[15:8]. "U", "V" and "W" indicate the phases of a motor. AIN inputs are selected to obtain these phases.

When a trigger input occurs, AD conversion is performed based on reg0 and reg1 sequentially, and then the interrupt signal (INTADBPDB) is generated.

13.7.2 Successive Conversion Using One PMD1 (One Shunt) and One ADC

The following shows a circuit diagram for AD conversion using PMD1 for one shunt and one ADC.

Example ADC settings are shown below.

ADC UnitB

Programs 0 and 1 are assigned to two trigger signals from PMD1.

"reg0" and "reg1" indicate the PMD Trigger Program Registers ADBPSETn[7:0] and ADBPSETn[15:8]. "R" indicates a resistor, where the AIN input that is connected to that resistor is set.

When a trigger input occurs, the ADC is started to execute programs 0 and 1 sequentially. When program 1 is completed, the interrupt (INTADBPDB) is generated.

13. 12-Bit Analog-to-Digital Converter

13.7 Usage Examples

14. Motor Control Circuit (PMD: Programmable Motor Driver)

The TMPM375FSDMG contains 1 channel programmable motor driver (PMD). The PMD of this product can control a three-phase motor such as vector motors in conjunction with a Vector Engine (VE+) and an analog/digital converter (ADC). Pulse-width modulation circuits, conduction control and synchronous trigger generators can be activated by commands from the Vector Engine. The synchronous trigger generation circuit can command the AD converter to start ADC conversion.

Figure 14-1 Block Diagram of Functions related to Motor Control

Figure 14-2 Related diagram of Motor control circuit, Vector engine and A/D converter

14.1 PMD Input/Output Signals

The table below shows the signals that are input to and output from PMD.

Channe	Pin Name	PMD Signal Name	Description
PMD ₁	PG6/EMG/OVV	EMG/OVV	EMG state signal /OVV state signal
	PG5/UO	UO.	U-phase output
	PG4/XO	XO	X-phase output
	PG3/VO	VO	V-phase output
	PG ₂ /YO	YO	Y-phase output
	PG1/WO	WO	W-phase output
	PG ₀ /Z _O	ZΟ	Z-phase output

Table 14-1 Input/Output Signals

Figure 14-3 Block diagram of PMD Circuit

The PMD circuit consists of two blocks of a wave generation circuit and a sync trigger generation circuit. The wave generation circuit includes a pulse width modulation circuit, a conduction control circuit, a protection control circuit, a dead time control circuit.

- ・ The pulse width modulation circuit has the common PWM carrier waveform and generates independent 3 phase PWM waveforms.
- The conduction control circuit determines the output pattern for each of the upper and lower sides of the U, V and W phases.
- ・ The protection control circuit controls emergency output stop by EMG input and OVV input.
- ・ The dead time control circuit prevents a short circuit which may occur when the upper side and lower side are switched.
- ・ The sync trigger generation circuit generates sync trigger signals to the AD converter.

14.3 PMD Registers

The table below shows the registers related to the PMD.

Note:Access to the "reserved" areas is prohibited.

14.3 PMD Registers

14.3.1 PMD1MDEN(PMD Enable Register)

14.3.2 PMD1PORTMD(Port Output Mode Register)

Note 1: When <PWMEN>=0, output ports are disabled to output (high impedance) regardless of the PORTMD setting. Note 2: When an EMG input occurs, port outputs are controlled depending by setting the PMD1EMGCR<EMGMD[1:0]>. 14.3 PMD Registers

After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0

14.3.3 PMD1MODESEL (Mode Select Register)

14.3.4 Pulse Width Modulation Circuit

Figure 14-4 Pulse Width Modulation Circuit

The pulse width modulation circuit has a 16-bit PWM up-/down-counter and generates PWM carrier waveforms with a resolution of 25 nsec at 40 MHz. The PWM period extension mode (PMD1MDCR<PWMCK> ="1") is also available. When this mode is selected, the PWM counter generates PWM carrier waveforms with a resolution of 100 nsec at 40MHz.

The PWM carrier waveform mode can be selected from mode 0 (edge-aligned PWM, sawtooth wave modulation) and mode 1 (center-aligned PWM, triangular wave modulation). (Refer to ["Figure 14-5 PWM Wave](#page-373-0)[forms".](#page-373-0)) In the triangular wave mode, PWM waveform can be selected from the center PWM, the fixed falling edge PWM and the fixed rising edge PWM. (Refer to ["Figure 14-6 Waveforms of PWM triangular wave](#page-374-0) [carrier using fixed edge"](#page-374-0).)

1. Setting the PWM period

The PWM period is determined by the PMD1MDPRD register. This register is double-buffered. The subsequent stage buffer is updated at every PWM period. It is also possible to update at every half PWM period. (Refer to ["Table 14-2 PMD1MDPRD, PMD1CMPU/V/W and VECMPU1/V1/](#page-376-0) [W1 Buffer Update Timing".](#page-376-0))

2. Compare function

The pulse width modulation circuit generates PWM waveforms of the desired duty by comparing the magnitude of the PWM compare registers (PMD1CMPU/V/W) and the PWM carrier which is generated by the PWM counter (PMD1MDCNT <MDCNT[15:0]>).

The PWM compare register of each phase has a double-buffered register. The PWM compare register value is loaded into the subsequent stage buffer at every PWM period. It is also possible to update at every half a PWM period. (Refer to ["Table 14-2 PMD1MDPRD, PMD1CMPU/V/W and](#page-376-0) [VECMPU1/V1/W1 Buffer Update Timing"](#page-376-0).)

Figure 14-6 Waveforms of PWM triangular wave carrier using fixed edge

3. Waveform mode

Three-phase PWM waveforms can be generated in the following two modes:

1. 3-phase independent mode:

Each of the PWM compare registers for the three phases is set independently to generate independent PWM waveforms for each phase. This mode is used to generate drive waveforms such as sinusoidal waves.

2. 3-phase common mode:

Only the U-phase PWM compare register is set to generate identical PWM waveforms for all the three phases. This mode is used for rectangular wave drive of brushless DC motors.

4. Interrupt processing

The pulse width modulation circuit generates PWM interrupt requests in synchronization with PWM waveforms. Interrupt request timing can be selected either at PWM carrier peak or at PWM carrier bottom.

The PWM interrupt period can be set to half a PWM period, one PWM period, two PWM periods or four PWM periods.

Table 14-2 PMD1MDPRD, PMD1CMPU/V/W and VECMPU1/V1/W1 Buffer Update Timing

x : Don't care

Table 14-3 Switching control of PMD1CMPU/V/W and VECMPU1/V1/W1

Note: Valid when <MDSEL0>="1", <DCMEN>="1" and <PWMMD>="1". x: Don't care

14.3.4.2 PMD1CNTSTA (PWM Counter Status Register)

14.3 PMD Registers

14.3.4.3 PMD1MDCNT(PWM Counter Register)

14.3.4.4 PMD1MDPRD(PWM Period Register)

Note 1: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.

Note 2: Since the PMD1MDPRD register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 3: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-2 PMD1MDPRD, PMD1CMPU/V/W](#page-376-0) [and VECMPU1/V1/W1 Buffer Update Timing".](#page-376-0)

14.3 PMD Registers

14.3.4.5 PMD1CMPU (PWM Compare Registers of U Phase)

Note 1: To load the subsequent stage buffer with the value in the compare register updated via the bus, select the bus mode (default) by setting PMD1MODESEL<MDSEL0> to "0".

- Note 2: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.
- Note 3: Since the PMD1CMPU register is double buffered, the cycle can be changed during the operation of the PWM counter.
- Note 4: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-2 PMD1MDPRD, PMD1CMPU/V/W](#page-376-0) [and VECMPU1/V1/W1 Buffer Update Timing".](#page-376-0)

14.3.4.6 PMD1CMPV (PWM Compare Registers of V Phase)

Note 1: To load the subsequent stage buffer with the value in the compare register updated via the bus, select the bus mode (default) by setting PMD1MODESEL<MDSEL0> to "0".

- Note 2: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.
- Note 3: Since the PMD1CMPV register is double buffered, the cycle can be changed during the operation of the PWM counter.
- Note 4: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-2 PMD1MDPRD, PMD1CMPU/V/W](#page-376-0) [and VECMPU1/V1/W1 Buffer Update Timing".](#page-376-0)

14.3.4.7 PMD1CMPW (PWM Compare Registers of W Phase)

Note 1: To load the subsequent stage buffer with the value in the compare register updated via the bus, select the bus mode (default) by setting PMD1MODESEL<MDSEL0> to "0".

- Note 2: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.
- Note 3: Since the PMD1CMPW register is double buffered, the cycle can be changed during the operation of the PWM counter.
- Note 4: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-2 PMD1MDPRD, PMD1CMPU/V/W](#page-376-0) [and VECMPU1/V1/W1 Buffer Update Timing".](#page-376-0)

14.3.5 Conduction Control Circuit

Figure 14-7 Conduction Control Circuit

The conduction control circuit performs the output port control according to the settings made in the output control register PMD1MDOUT(VEOUTCR) and the output setting register PMD1MDPOT. PMD1MDOUT (VEOUTCR) register is double-buffered and update timing can be select as synchronous or asynchronous to PWM. Update timing synchronizing with trigger input can also be selected. (For details of update timing, refer to ["Table 14-4 Update Timing of the PMD1MDOUT\(VEOUTCR\) buffer".](#page-385-0))

Using PMD1MDPOT<POLH>,<POLL>, six output ports can be set to low-active or high-active on upperphase output (UO,VO,WO) or lower-phase output (XO,YO,ZO) respectively. In addition, <WPWM>, <VPWM>, <UPWM> of the PMD1MDOUT(VEOUTCR) register selects PWM or High/Low output for each of the U, V and W phases. When PWM output is selected, PWM waveforms are output. When High/ Low output is selected, output is fixed to either a High or Low level. Each output is set to high or low by <WOC>, <VOC>, <UOC> of the register PMD1MDOUT(VEOUTCR).

["Table 14-5 Port Outputs according to the <UOC>,<VOC>,<WOC>,<UPWM>,<VPWM> and <WPWM>](#page-388-0) [settings"](#page-388-0) shows port outputs setting according to port output setting in the PMD1MDOUT(VEOUTCR) register and PMD1MDPOT register, and port output polarity setting in the port output mode of PMD1MDCR register.

Table 14-4 Update Timing of the PMD1MDOUT(VEOUTCR) buffer

Note: IF PMD is disabled (PMD1MDCR<PMWEN>="0"), the retained trigger condition is cleared.

14.3.5.1 PMD1MDPOT (PMD Output Setting Register)

Note:This field must be set while PMD1MDEN<PWMEN>="0".

14.3.5.2 PMD1MDOUT(PMD Conduction Control Register)

Note 1: To load the subsequent stage buffer with the value in the PMD1MDOUT(VEOUTCR) register updated via the bus, select the bus mode (default) by setting PMD1MODESEL<MDSEL0> to "0".

Note 2: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.

Note 3: Since the conduction control register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 4: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-4 Update Timing of the PMD1MDOUT](#page-385-0) [\(VEOUTCR\) buffer"](#page-385-0).

Table 14-5 Port Outputs according to the <UOC>,<VOC>,<WOC>,<UPWM>,<VPWM> and <WPWM> settings

Polarity: Active high (PMD1MDPOT<POLH><POLL>="11") Polarity: Active low (PMD1MDPOT<POLH><POLL>="00")

PMD1MDCR<SYNTMD>="0" PMD1MDCR<SYNTMD>=0

PMD1MDCR<SYNTMD>=1 PMD1MDCR<SYNTMD>=1

Polarity: Active high (PMD1MDPOT<POLH><POLL>="11") Polarity: Active low (PMD1MDPOT<POLH><POLL>="00")

14.3.6 Protection Control Circuit

Figure 14-8 Protection Control Circuit

The protection control circuit consists of an EMG protection control circuit and an OVV protection control circuit.

roshiba

14.3.6.1 EMG Protection Circuit

The EMG protection circuit consists of an EMG protection control unit and a port output disable unit. This circuit is activated when the EMG input becomes low.

The EMG protection circuit offers an emergency stop mechanism: when the EMG input is asserted $(H \rightarrow L)$, all six port outputs are immediately disabled (depending on the PMD1EMGCR<EMGMD> setting) and an EMG interrupt (INTEMG) is generated. <EMGMD> can be set to output a control signal that sets external output ports to High-z in case of an emergency.

A tool break also disables all six PWM output lines depending on the PMD1PORTMD<PORTMD> setting. When a tool break occurs, external output ports can be set to High-z through the setting of the PMD1PORTMD<PORTMD> register. A read value of 1 in EMGSTA<EMGST> indicates that the EMG protection circuit is active.

EMG protection is set through the EMG Control Register (PMD1EMGCR).

In the EMG protection state, it can be released by setting all the port output lines inactive (Set "0" to PMD1MDOUT(VEOUTCR)<UPWM>,<VPWM>,<WPWM>,<UOC>,<VOC>,<WOC>.) (Note1) and then setting either PMD1EMGCR<EMGRS> or VEEMGRS<EMGRS> to "1". To disable the EMG protection function, write "0x5A" and "0xA5" in this order to the PMD1EMGREL register and then clear PMD1EMGCR<EMGEN> to "0". (These three instructions must be executed consecutively.) While the EMG protection input is low, any attempt to release the EMG protection state is ignored. The EMG protection state can release after that confirming the status flag of PMD1EMGSTA<EMGI> is "1".

The EMG protection circuit can be disabled only after the specified key codes ("0x5A", "0xA5") are written in the PMD1EMGREL register to prevent it from being inadvertently disabled.

Note1: The data of PMD1MDOUT(VEOUTCR) is necessary to be reflected in the subsequent stage buffer.

Note2: Initial procedure for EMG function

After reset, the EMG function is enabled but EMG pin is configured as a normal port. Therefore, as the EMG protection might be valid, release the EMG protection by the following procedure at the initial sequence.

- 1: Selects EMG function by PxFR register.
- 2: Reads PMD1EMGSTA<EMGI> to confirm it as "1".
- 3: Sets PMD1MDOUT(VEOUTCR)<UPWM>,<VPWM>,<WPWM>,<UOC>,<VOC>,<WOC> to "0" to make all ports in-active ("L" output).
- 4: Releases EMG protection by setting PMD1EMGCR(VEEMGRS)<EMGRS> to "1".

If the EMG protection is to be disabled, continue the following procedure.

- 5: Writes the key codes to PMD1EMGREL (In order of "0x5A" and "0xA5")
- 6: Sets PMD1EMGCR<EMGEN> to "0" to disable the EMG protection.

14.3 PMD Registers

14.3.6.2 PMD1EMGREL (EMG Release Register)

Note:Write a disable code each at disabling EMG and OVV.

14.3.6.3 PMD1EMGCR (EMG Control Register)

14.3.6.4 PMD1EMGSTA (EMG Status Register)

14.3.6.5 OVV Protection Control Circuit (OVV Input Block)

The OVV protection control circuit consists of an OVV protection control unit and a port output disable unit. This circuit is activated when the OVV input port is asserted.

When the OVV input signal is asserted (H→L) for a specified period (set to PMD1OVVCR <OVVCNT>), the OVV protection circuit fixes the six port output lines in the conduction control circuit to high or low. At this time, an OVV interrupt (INTOVV) is generated. It is possible to select only the upper phase, lower phase or all phase.

OVV protection is set through the PMD1OVVCR of OVV control register. A read value of "1" in PMD1OVVSTA<OVVST> indicates that the OVV protection circuit is active.

The release of the OVV protection state is enabled by setting PMD1OVVCR<OVVRS> to "1". And after the protection input is canceled, OVV protection is automatically released at a predetermined timing. (The OVV protection state is not released while the OVV protection input is low. The state of this port input can be checked by reading PMD1OVVSTA<OVVI>.)

The OVV protection state is released in synchronization with the PWM period (at the timing when PWM count PMD1MDCNT matches PMD1MDPRD. However if an interrupt on a half cycle of PWM is set, the protection state is released when PWM count is "1" or matches PMD1MDPRD.). To disable the OVV protection function, write "0x5A" and "0xA5" in this order to the PMD1EMGREL of EMG release register and then clear PMD1OVVCR<OVVEN> to "0". (These three instructions must be executed consecutively.)

The OVV protection circuit can be disabled only after the specified key codes ("0x5A", "0xA5") are written in the PMD1EMGREL register to prevent it from being inadvertently disabled.

14.3.6.6 PMD1OVVCR (OVV Control Register)

TOSHIBA

14.3 PMD Registers

14.3.6.7 PMD1OVVSTA (OVV Status Register)

14.3.7 Dead Time Circuit

Figure 14-9 Dead Time Circuit

The dead time circuit consists of a dead time unit and an output polarity switching unit.

For each of the U, V and W phases, the dead time units delay the ON-timing of each phase when the upper and lower phases are switched to prevent a short circuit. The dead time is set to the Dead Time Register (PMD1DTR<DTR[7:0]>) as an 8-bit value with a resolution of 200[ns] at 40MHz can be set..

The output polarity switching circuit allows the polarity (active high or active low) of the upper-output (UO, VO, WO) and lower-output (XO,YO,ZO) phases to be independently set through PMD output setting register PMD1MDPOT<POLH> and <POLL>.

14.3.7.1 PMD1DTR (Dead Time Register)

14.3.8 Sync Trigger Generation Circuit

Figure 14-10 Sync Trigger Generation Circuit

The sync trigger generation circuit generates four trigger signals (TRG0 to TRG3) for starting ADC sampling in synchronization with PWM. If VE mode is selected by PMD1MODESEL<MDSEL3>, PMD1TRGCMP0 and PMD1TRGCMP1 become VETRGCMP0, VETRGCMP1 of VE register.

The trigger timing can be selected following 6 types.

- 1. At up count operation compare-match (Note)
- 2. At down count operation compare-match (Note)
- 3. At up-/down count operation compare-match (Note)
- 4. PWM carrier peak
- 5. PWM carrier bottom
- 6. PWM carrier peak and PWM carrier bottom
- Note:The compare-match is between PWM counter (PMD1MDCNT<MDCNT[15:0]>) and (PMD1TRGCMPn <TRGCMPn[15:0]>)

During in trigger select output mode: PMD1TRGMD<TRGOUT>="1". The TRG0 signal is output from PMD1TRG0~5 selected by the trigger output select register PMD1TRGSEL (VETRGSEL). The TRG0 setting is set by PMD1TRGCMP0 (VETRGCMP01) and PMD1TRGCR<TRG0MD>.

When the edge mode (sawtooth wave carrier mode) is selected, the compare-match function is up count. When PMD1TRGMD<EMGTGE>="1", this circuit also outputs trigger signals in EMG protection state.

14.3.8.1 PMD1TRGCMP0 (Trigger Compare Registers 0)

Note 1: To load the data in compare registers to the subsequent stage buffer, select the bus mode (default) by setting PMD1MODESEL<MDSEL2> to "0".

Note 2: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.

Note 3: Since the trigger compare register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 4: For detailed update timing of the subsequent stage buffer, refer to the "Table 14-6 Buffer update timing for the trigger compare register".

Note 5: Read value is the first buffer value (the latest data set via a bus).

<TSYNCS>setting <TRGnMD>setting TRGCMPn register Buffer update timing 00 000 | Updates immediately 001 **Department PWM carrier peak** 010 **D** Update when PWM carrier bottom 011 Update when PWM carrier peak or PWM carrier bottom (Note1) 1xx | Updates immediately 01 xxx J Update when PWM carrier bottom 10 xxx | Vpdate when PWM carrier peak 11 xxx Update when PWM carrier peak or PWM carrier bottom (Note1)

Table 14-6 Buffer update timing for the trigger compare register

Note: x : Don't care

Note: Asynchronous update PMD1MDEN<PWMEN>="0" regardless of setting.

Note1: Updates at carrier peak when sawtooth wave carrier is selected (PMD1MDCR<PWMMD>="0") .

14.3 PMD Registers

14.3.8.2 PMD1TRGCMP1 (Trigger Compare Registers1)

Note 1: To load the data in compare registers to the subsequent stage buffer, select the bus mode (default) by setting PMD1MODESEL<MDSEL2> to "0".

Note 2: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.

Note 3: Since the trigger compare register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 4: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-6 Buffer update timing for the trigger](#page-402-0) [compare register"](#page-402-0).

Note 5: Read value is the first buffer value (the latest data set via a bus).

14.3.8.3 PMD1TRGCMP2 (Trigger Compare Registers 2)

Note 1: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.

Note 2: Since the trigger compare register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 3: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-6 Buffer update timing for the trigger](#page-402-0) [compare register"](#page-402-0).

Note 4: Read value is the first buffer value (the latest data set via a bus).

14.3 PMD Registers

14.3.8.4 PMD1TRGCMP3 (Trigger Compare Registers 3)

Note 1: Do not write to this register in byte unit. If the upper 8 bits [15:8] and the lower 8 bits [7:0] are written separately, operation cannot be guaranteed.

Note 2: Since the trigger compare register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 3: For detailed update timing of the subsequent stage buffer, refer to the ["Table 14-6 Buffer update timing for the trigger](#page-402-0) [compare register"](#page-402-0)

Note 4: Read value is the first buffer value (the latest data set via a bus).

14.3.8.5 PMD1TRGCR (Trigger Control Register)

14.3.8.6 PMD1TRGSYNCR (Trigger Update Timing Setting Register)

14.3.8.7 PMD1TRGMD (Trigger Output Mode Setting Register)

Table 14-7 Trigger Output Patterns

14.3 PMD Registers

14.3.8.8 PMD1TRGSEL (Trigger Output Select Register)

Note 1: To load the data of the compare register updated via a bus to the subsequent stage buffer, set bus mode (default) by writing "0" to the PMD1MODESEL<MDSEL3>.

Note 2: Since the trigger output selecting register is double buffered, the cycle can be changed during the operation of the PWM counter.

Note 3: The update timing of the subsequent stage buffer is as the same as the compare register (PMD1CMPU/V/W).

Note 4: When PMD is disabled (PMD1MDCR<PWMEN>="0"), updates asynchronously.

15. Vector Engine (VE+)

15.1 Overview

15.1.1 Features

The Vector Engine provides the following features:

1. Executes basic tasks for vector control (coordinate transformation, phase transformation and SIN/ COS computation).

Uses fixed-point format data.

 \rightarrow No need for software to manage the decimal point alignment.

- 2. Enables interface (output control, trigger generation, input processing) with the motor control circuit (PMD: Programmable Motor Driver) and AD converter (ADC).
	- ・ Converts computation results from fixed-point format to data format usable in the PMD.
	- ・ Generates timing data for interactive operation with the PMD and ADC.
	- ・ Converts AD conversion results into fixed-point format.
- 3. Calculates current, voltage and rotation speed by using normalized values with respect to their maximum values in fixed-point format.
- 4. Implements PI control in current control.
- 5. Implements phase interpolation (integration of rotation speed).

Figure 15-1 Block Diagram of Vector Control

15.1.2 Key Specifications

- 1. Space vector modulation and inverse Clarke transformation are used for 2-phase-to-3-phase transformation. Space vector modulation supports both 2-phase modulation and 3-phase modulation.
- 2. ADC sampling timing can be generated for sensorless current detection. Current detection can be performed by the 1-shunt, 3-shunt and 2-sensor methods.
- 3. In current control, PI control is implemented independently for d-axis and q-axis. It is also possible to directly set d-axis and q-axis voltage registers.
- 4. SIN/COS computations are performed with approximations using series expansion. Phase information can be directly specified or computed from rotation speed by using phase interpolation.

Note: It is necessary to set the motor control circuits and the ADC when the Vector Engine to be used.

- ・ For using the Vector Engine, the PMD must be set to the VE mode through the mode select register (PMD1MODESEL).
- It is also necessary to make appropriate settings in the ADC (enabling trigger and selecting AIN and result registers to be used) for each synchronizing trigger from the PMD.

15.2 Configuration

Figure 15-2 shows the configuration of the Vector Engine.

Figure 15-2 Configuration of the Vector Engine

15.2.1 Interaction among Vector Engine, Motor Control Circuit and A/D Converter

As shown in Figure 15-3, the Vector Engine allows direct interaction with the PMD and ADC.

When the PMD1MODESEL register is set to the VE mode, the PMD registers PMD1CMPU, PMD1CMPV, PMD1CMPW, PMD1MDOUT, PMD1TRGCMP0, PMD1TRGCMP1 and PMD1TRGSEL are switched to the Vector Engine registers VECMPU1, VECMPV1, VECMPW1, VEOUTCR1, VETRGCMP01,VETRGCMP11 and VETRGSEL1 respectively. In this case, these registers can only be controlled from the Vector Engine, and cannot be written from the PMD. Other PMD registers have no read/ write restrictions.

The registers ADREG0, ADREG1, ADREG2, ADREG3, <UVWISn0>, <UVWISn1>, <UVWISn2>, <UV-WISn3> are read into the Vector Engine. (n=0 to 5)

Figure 15-3 Interaction among Vector Engine, PMD and ADC

15.3 List of Registers

The Vector Engine registers are divided into the following three types:

・ VE control registers

Vector Engine control registers and temporary registers

・ Common registers

Registers common to both channels

・ Channel-specific registers

Computation data and control registers for each channel

15.3.1 List of Registers

Common Registers

Channel-Specific Registers for Channel 1

Channel-Specific Registers for Channel 1

Note:Access to the "reserved" areas is prohibited.

Note 1: Maximum speed: Maximum rotation speed [Hz] that can be controlled or operated.

Note 2: Maximum current: (Phase current value [A] which corresponds to 1 LSB of AD converter) × 2¹¹

Note 3: Maximum voltage: (Supply voltage (VDC) value [V] which corresponds to 1 LSB of AD converter) × 2¹²

Note 4: AD conversion results are stored in the upper 12 bits of each 16-bit register.

15.3.2 VE Control Registers

15.3.2.1 VEEN (VE Enable/Disable Register)

Note:When the Vector Engine is disabled (VEEN="0"), access to other registers of the Vector Engine is not allowed.

15.3.2.2 VECPURUNTRG (CPU Start Trigger Selection Register)

Note 1: When "1" is written to this bit, it is cleared in the next cycle. This bit always read as "0".

Note 2: The task to be performed is determined by the settings of the VEACTSCH and VETASKAPP registers.

Note 3: If the schedules and the tasks under executing will be restarted, it must be terminated by VECOMPEND register before a start command executed.

Note:Only those tasks that are included in schedules can be specified.

15.3.2.4 VEACTSCH (Operation Schedule Selection Register)

Note:For details, refer to ["Table 15-4 Tasks To Be Executed in Each Schedule".](#page-477-0)

15.3 List of Registers

15.3.2.5 VEREPTIME (Schedule Repeat Count)

Note:When "0" is set, no schedule is executed.

15.3.2.6 VETRGMODE (Start Trigger Mode)

15.3.2.7 VEERRINTEN (Error Interrupt Enable/Disable)

Note:If a PWM interrupt is detected when operation schedule is executing (an activation trigger wait is not included), "1" is set as an error flag.

15.3.2.8 VECOMPEND (VE Forced Termination)

Note:When "1" is written to this bit, it is cleared in the next cycle. This bit always read as "0".

15.3 List of Registers

15.3.2.9 VEERRDET (Error Detection)

Note 1: The error flags are set when a PWM interrupt is detected during execution of a schedule (excluding standby periods waiting for a start trigger).

Note 2: The error flags are cleared by reading this register.

15.3.2.10 VESCHTASKRUN (Schedule Executing Flag/Executing Task)

15.3 List of Registers

15.3.2.11 VETMPREG0 (Temporary Register 0)

15.3.2.12 VETMPREG1 (Temporary Register 1)

15.3.2.13 VETMPREG2 (Temporary Register 2)

15.3.2.14 VETMPREG3 (Temporary Register 3)

15.3 List of Registers

15.3.2.15 VETMPREG4 (Temporary Register 4)

15.3.2.16 VETMPREG5 (Temporary register 5)

TOSHIBA

15.3.3 Common Registers

15.3.3.1 VETADC (ADC Start Wait Setting Register)

Note 1: This register is valid only when 1-shunt current detection mode, PWM shift is enabled and shift 1 are selected. Note 2: These bits are used by the task 0.

Figure 15-4 ADC start wait

15.3.4 Channel-Specific Registers

15.3.4.1 VEMODE1 (Task Control Mode Register)

Note) When a power supply voltage controlled by VEVDC register is corrected, select VEVDCL register as a storage location, and set a corrected value in VEDVC register

Figure 15-5 VEVDC/VEVDCL store register

15.3 List of Registers

15.3.4.2 VEFMODE1(Flow Control Register)

Note 3: When 1-shunt mode is used, the acceptable PMDTRG is as follows.

Note1) The shift-1 can be selected 2-phase modulation only. Note2) The shift-2 can be selected 3-phase modulation only. Note3) The shift-2 is necessary to set PMD registers.

Figure 15-6 Relation with shift setting and PWM waves

15.3.4.3 VETPWM1(PWM period rate Register)

Note:Used for SIN/COS calculation (task 6) when phase interpolation is enabled.

15.3.4.4 VEOMEGA1(Rotation speed Register)

Note 1: It is used for SIN/COS calculation (task 6) when phase interpolation is enabled.

Note 2: It is used when PWM shift 1 of 1-shunt current detection is selected as output control 1 (task 0).

15.3.4.5 VETHETA1(Motor phase Register)

Note 1: It is used for SIN/COS calculation (task 6).

Note 2: It is updated to calculate SIN/COS (task 6) when phase interpolation is enabled.

15.3.4.6 VECOS1/VESIN1/VECOSM1/VESINM1(SIN/COS registers)

VECOS1

Note 1: It is updated when SIN/COS calculation (task 6).is performed.

Note 2: It is used in output coordinate axis transformation (task 7).

Note 1: It is updated when SIN/COS calculation (task 6).is performed.

Note 2: It is used in output coordinate axis transformation (task 7).

VECOSM1

Note 1: It is updated when SIN/COS calculation (task 6).is performed.

Note 2: It is used in input coordinate axis transformation (task 4).

VESINM1

Note 1: It is updated when SIN/COS calculation (task 6).is performed.

Note 2: It is used in input coordinate axis transformation (task 4).

15.3.4.7 VEIDREF1/VEIQREF1(d-axis/q-axis Current Reference Registers)

VEIDREF1

Note:It is used in current control (task 5).

VEIQREF1

Note:It is used in current control (task 5).

TOSHIBA

VEVD1

15.3.4.8 VEVD1/VEVQ1(d-axis/q-axis Voltage Registers)

Bit Bit Symbol Type Function 31-0 VD[31:0] R/W d-axis voltage (32-bit fixed-point data: -1.0 to 1.0) 0x8000_0000 to 0x7FFF_FFFF(d-axis voltage÷Max_V×2³¹) Max_V: (Supply voltage (VDC) value [V] which corresponds to 1 LSB of ADC)×2¹²

Note 1: It is updated when current control (task 5) is performed.

Note 2: It is used in output coordinate axis transformation (task 7).

Note 1: It is updated when current control (task 5) is performed.

Note 2: It is used in output coordinate axis transformation (task 7).

15.3.4.9 VECIDKI1/VECIDKP1/VEVCIQKI1/VECIQKP1(PI Control Coefficient Registers)

VECIDKI1

VECIQKP1

15.3.4.10 VEVDIH1/VEVDILH1/VEVQIH1/VEVQILH1(PI Control Integral Term Registers)

Note 1: 64-bit fixed-point data with 63 fractional bits (-1.0 to 1.0) Note 2: The VDI data is made up of 48 bits.

VEVQILH1

Note 1: 64-bit fixed-point data with 63 fractional bits (-1.0 to 1.0) Note 2: The VQI data is made up of 48 bits.

15.3.4.11 VEMCTLF1(Status flags Register)

15.3.4.12 VEFPWMCHG1 (PWM Switching Speed Setting Register)

Note:At the task 0, it is used when PWM shift is enabled for 1-shunt current detection and shift 1 is selected.

15.3.4.13 VEMDPRD1(PWM period Register)

Note:It is used in performing output control (task0 and task 9) and trigger generation (task 1).

15.3.4.14 VEMINPLS1(Minimum pulse width setting Register)

15.3.4.15 VESECTOR1/VESECTORM1(Sector information Register)

VESECTOR1

Note 1: It is updated when output phase transformation (task 8 and task 11) is performed.

Note 2: t is used in performing output control 1 (task 0).

VESECTORM1

Note 1: It is updated when output phase transformation (task 8 and task 11) is performed.

Note 2: It is used in performing input processing 1 (task 2).

VEIAO1

15.3.4.16 VEIAO1/VEIBO1/VEICO1(Zero-Current Registers)

Note 1: It is updated at input processing 1 (task 2) when zero current detection mode is selected.

Note 2: AD conversion result is stored in the <IAO[15:4]> and the <IAO[3:0]> is always set to "0".

Note 1: It is updated at input processing 1 (task 2) when zero current detection mode is selected.

Note 2: AD conversion result is stored in the <IBO[15:4]> and the <IBO[3:0]> is always set to "0".

VEICO1

Note 1: It is updated at input processing 1 (task 2) when zero current detection mode is selected.

Note 2: AD conversion result is stored in the <ICO[15:4]> and the <ICO[3:0]> is always set to "0".

15.3 List of Registers

15.3.4.17 VEIAADC1/VEIBADC1/VEICADC1(Current ADC Result Registers)

Note 1: It is updated at input processing (task 2 and task 10) is performed.

Note 2: AD conversion result is stored in the <IAADC[15:4]> and the <IAADC[3:0]> is always set to "0".

TOSHIBA

VEIBADC1

Note 1: It is updated at input processing (task 2 and task 10) is performed.

Note 2: AD conversion result is stored in the <IBADC[15:4]> and the <IBADC[3:0]> is always set to "0".

Note 1: It is updated at input processing (task 2 and task 10) is performed.

Note 2: AD conversion result is stored in the <ICADC[15:4]> and the <ICADC[3:0]> is always set to "0".

15.3.4.18 VEVDC1/VEVDCL1(Supply Voltage Register)

VEVDC1

Note 1: It is updated at input processing (task 2 and 10) when the register VEMODE1 is selected as "Store VEVDC". Note 2: It is used when output phase transformation (task 8 and 11) is performed.

VEVDCL1

Note:It is updated at input processing (task 2 and 10) when the register VEMODE1 is selected as "Store VEVDCL".

TOSHIBA

VEID1

15.3.4.19 VEID1/VEIQ1(d-axis/q-axis Current Registers)

Bit Bit Symbol Type Function 31-0 ID[31:0] R/W d-axis current (32-bit fixed-point data: -1.0 to 1.0) d-axis current: 0x8000_0000 to 0x7FFF_FFFF The actual current value is: ID value \times Max_I value $\div 2^{31}$ Max_I: (Phase current value [A] which corresponds to 1 LSB of ADC)×2¹¹

Note 1: It is updated when input coordinate axis transformation (task 4) is performed.

Note 2: It is used in current control (task 5).

Note 1: It is updated when input coordinate axis transformation (task 4) is performed. Note 2: It is used in current control (task 5).

15.3.4.20 VECMPU1 / VECMPV1/ VECMPW1(PWM Duty Register)

VECMPU1

Note 1: It is updated when output control (task 0 and 9) is performed.

Note 2: It is used in trigger generation (task 1).

VECMPV1

Note 1: It is updated when output control (task 0 and 9) is performed.

Note 2: It is used in trigger generation (task 1).
VECMPW1

Note 1: It is updated when output control (task 0 and 9) is performed.

Note 2: It is used in trigger generation (task 1).

15.3 List of Registers

15.3.4.21 VEOUTCR1(6-Phase Output Control Register)

Note:It is updated when output control (task 0 and 9) is performed.

Output control of U,V and W-phase of PMD is shown below. (The table shows only those combinations that are used in the VE.)

Table 15-2 <VPWM>,<VOC> PMD setting: Output control of V-phase (VO,YO)

Table 15-3 <WPWM>,<WOC> PMD setting: Output control of W-phase (WO,ZO)

15.3.4.22 VETRGCRC1(Synchronizing trigger correction value Register)

Note 1: It is used in trigger generation (task 1).

Note 2: This register is effective when PWM shift is disabled for 1-shunt current detection or shift 1 is selected.

15.3.4.23 VETRGCMP01/VETRGCMP11(Trigger timing setting Register)

VETRGCMP01

Note 1: This register is effective when one of the following PMD trigger mode is selected: count-down match, count-up match, or count-up/-down match.

Note 2: It is used in trigger generation (task 1) when PWM shift is disabled for 1-shunt current detection or shift 1 is selected.

VETRGCMP11

Note 1: This register is effective when one of the following PMD trigger mode is selected: count-down match, count-up match, or count-up/-down match.

Note 2: This register is ineffective when the PMD trigger output mode is set to trigger select output (PMD1TRGMD<TRGOUT>="1").

Note 3: It is used in trigger generation (task 1) when PWM shift is disabled for 1-shunt current detection or shift 1 is selected.

15.3.4.24 VETRGSEL1(Synchronizing trigger selection Register)

Note 1: This register is effective when the PMD trigger output mode is set to trigger select output (PMD1TRGMD<TRGOUT>="1").

Note 2: It is updated when trigger generation (task 1) is performed.

15.3.4.25 VEEMGRS1(EMG return control Register)

Note 1: When "1" is written to this bit, it is cleared in the next cycle. This bit always read as "0".

Note 2: "1" is set when output control (task 0 and 9) is executed in EMG return mode.

15.4 Description of Operations

15.4.1 Schedule Management

Figure 15-7 shows a flowchart for motor control. The Vector Engine makes state transitions according to the schedule and mode settings which are programmed through the relevant registers.

Figure 15-7 Example of Motor Control Flow

15.4.1.1 Schedule Control

The VEACTSCH register is used to select the schedule to be executed.

A schedule is comprised of an output schedule handling output-related tasks and an input schedule handling input-related tasks. Table 15-4 shows the tasks that are executed in each schedule.

The VEMODE1 register can be selected enable phase interpolation, control output operation, and zerocurrent detection as appropriate for each step of the motor control flow.

Note 1: Each task is executed only when it is specified by VETASKAPP.

Note 2: Phase interpolation.

Note 3: When VEMODE1<T7QRTEN> is "1", voltage scalar calculation (SQRT calculation) is performed simultaneously.

Note 4: Output OFF: <EMGRS>

Note 5: Task operation to be switched by zero-current detection.

Note 6: When VEMODE1<T4ATANEN> is "1", current vector (dq) phase calculation (ATAN calculation) is performed simultaneously.

Register Setting	Schedule selection VEACTSCH	Task specification VETASKAPP	Phase interpolation VEMODE1	Output control VEMODE1	Zero-current detec- tion VEMODE1
Motor Control Flow	<vactb[3:0]></vactb[3:0]>	<vtaskb[3:0]></vtaskb[3:0]>	<pvien></pvien>	<ocrmd[1:0]></ocrmd[1:0]>	<zien></zien>
Stop	9	O	x	00	
Initial input	9	0	x	00	
Positioning		5	Ω	0 ₁	
Forced commutation		5		0 ₁	
Speed control by current feedback		5		0 ₁	
Brake	4	6	Ω	01	
EMG return	9	0	x	11	
Short brake		6	x	10	

Table 15-5 Typical Setting Example

An output schedule begins executing by the VECPURUNTRG command. When all output-related tasks are completed, the Vector Engine enters a standby state and waits for a start trigger for input-related tasks.

An input schedule begins executing by a start trigger. When all input-related tasks are completed, the Vector Engine generates an interrupt to the CPU and enters a halt state. However, if the schedule has its repeat count (VEREPTIME) set to "2" or more, an interrupt is not generated until the schedule is executed the specified number of times.

Note:Schedule 10 to 15 do not support repeating (quits at once even the condition is VEREPTTIME ≥ 2).

Figure 15-8 Schedule Execution Flow

15.4.1.2 Start Control

Before executing the schedule, set vector engine to enable (<VEEN> ="1"), and then set the operation schedule selection register (VEACTSCH), task specify register (VETASKAPP) and operation schedule repeat specify register (VEREPTIME). The schedule can be executed as follows.

A schedule of the Vector Engine is comprised of an output schedule and an input schedule. Typically, the Vector Engine executes an output schedule first, enters a standby state, and then starts executing an input schedule by a start trigger.

The output schedule and the input it are started by following conditions.

- ・ An output schedule is started:
	- 1. By the VECPURUNTRG command. In this case, the task specified in the VETASKAPP register is executed.
	- 2. On a repeat start (when VEREPTIME \geq 2) after the corresponding input schedule is completed.
- An input schedule is started:
	- 1. By a start trigger (selected in the VETRGMODE register) after the corresponding output schedule is completed.
	- 2. By the VECPURUNTRG command. In this case, the task specified in the VETASKAPP register is executed.

15.4.2 Summary of Tasks

[Table 15-6](#page-480-0) gives a summary of tasks executed in output and input schedules.

When each task is to be executed individually or specified as a startup task, use the task number shown in this table.

Table 15-6 List of Tasks

15.4.2.1 Current Control (Task 5)

The current control task is comprised of a PI control unit for d-axis current and a PI control unit for q-axis current, and calculates d-axis and q-axis voltages.

If current control gain selection (VEFMODE1<PIGSEL>) is set to "1", proportionality and integration constants are multiplied by 1/256.

1. PI control of d-axis current

<Equations>

VEVDI1 = VECIDKI1 × Δ ID + VEVDI1 : Integral term computation

Δ ID = VEIDREF1 − VEID1 : Difference between current reference value and current feedback

VEVD1 = VECIDKP1 × Δ ID + VEVDI1 : Voltage calculation using proportional term

Note: The VEVDI is comprised 64 bits. The VEVDIH1 is upper register and the VEVDILH1 is lower it.

2. PI control of q-axis current

<Equations>

 $VEVQ11 = VECIQK11 \times \Delta IQ + VEVQ11$: Integral term computation

Δ IQ = VEIQREF1 − VEIQ1 : Difference between current reference value and current feedback

VEVQ1 = VECIQKP1 × Δ IQ + VEVQI1 : Voltage calculation using proportional term

Note: The VEIQ1 is comprised 64 bits. The VEVQIH1 is upper register and the VEVQILH1 is lower it.

: Integration of rotation speed. Only when phase interpolation is en-

abled.

15.4.2.2 SIN/COS Computation (Task 6)

The SIN/COS computation task is comprised of a phase interpolation computation and a SIN/COS computation.

Phase interpolation calculates the rotation speed by integrating with the PWM period. It is executed only when phase interpolation is enabled (VEMODE1<PVIEN> ="1").

1. Phase interpolation

<Equations>

2. SIN/COS computation

<Equations>

VETHETA1 = VEOMEGA1 × VETPWM1 + VETHETA1

15.4.2.3 Output Voltage Transformation (Coordinate axis Transformation/Phase Transformation)

Output voltage transformation is performed in 2 steps; coordinate axis transformation and phase transformation. And phase transformation task consist of 2 types; space vector modulation and inverse Clarke transformation.

1. Output coordinate axis transformation (Task 7)

In the output coordinate axis task, α-axis and β-axis voltages are calculated using d-axis voltage, q-axis voltage, sinθ and cosθ.

In the output coordinate axis task, coordinate axis transformation and voltage scalar computation are performed.

a. Coordinate axis transformation

<Equations>

b. Voltage Scalar computation

When <T7SQRTEN> is "1", voltage scalar is calculated.

<Equations>

VETMPREG5 = SQRT ((VETMPREG3)² + (VETMPREG4)²)

Note: The <VETMPREG5> register is used to store the result when voltage is calculated using scalar operation. This register is used in multiple tasks, so that the calculation result may be overwritten by other tasks. Therefore, when voltage calculation using scalar operation is enabled, perform scalar operation in the individual task execution stage (<VACTB[3:0]>=0x0).

2. Output phase transformation 1 (space vector modulation) (Task 8)

Output phase transformation 1 determines a sector using α-axis voltage and β-axis. This task is a task in which space vector calculates duties of a-phase voltage, b-phase voltage and cphase voltage on each task. This task can select either 2-phase or 3-phase modulation as a modulation type.

a. Determines a sector

b. Space vector modulation (indicates only <SECTOR[3:0]>="0")

```
<Equations>
```
VETMPREG2 = 0

```
if (VESECTOR1<SECTOR[3:0]> = 0)
```

```
VETMPREG0 = t1 + t2 + t3 \div 2VETMPREG1 = t2 + t3 \div 2VETMPREG2 = t3 \div 2if (VEFMODE1<C2PEN> = 0)
 t1 = (\sqrt{3}) ÷ (VEVDC1) × ((\sqrt{3}) ÷ 2 × Vα - 1 ÷ 2 × Vβ)
 t2 = (\sqrt{3}) ÷ (VEVDC1) × (V\beta)
 t3 = 1 - t1 - t2else
  VETMPREG0 = t1 + t2
```

```
VETMPREG1 = t2
```
- : Calculates V1 period. : Calculates V2 period. : Calculates V0 + V7 period. : 3-phase modulation : Calculates Va. : Calculates Vb. : Calculates Vc. : 2-phase modulation : Calculates Va. : Calculates Vb.
	- : Calculates Vc.

TOSHIBA

3. Output Phase Transformation 2 (Inverse Clarke Transformation) (Task 11)

Output phase transformation 2 determines a sector using α-axis and β-axis voltages. This task is a task in which inverse Clarke transformation calculates duties of a-phase, b-phase and c-phase voltages. This task supports only 3-phase modulation as a modulation type.

In addition, if VEFMODE<PIGSEL> is set to "1", this task calculates a duty of 2-phase voltage.

a. Determines a sector

<Equations>

b. Inverse Clarke Transformation

<Equations>

15.4.2.4 Output Control

The output control unit converts 3-phase voltage duty into PMD setting format. Set the conversion result to VECMPU1, VECMPV1 and VECMPW1, and then set VEOUTCR1 according to the output control setting.

Output control consists of 2 types of task; output control 1 task and output control 2 task. Each task supports different PWM outputs.

1. Output control 1 (Task 0)

Output control 1 task supports normal PWM outputs and PWM outputs in the shift 1 mode.

When PWM shift enable is set, if rotational speed (VEOMEGA1) is smaller than the reference of PWM shift switch (VEFPWMCHG1), PWM outputs becomes PWM shifts.

Note: PWM shift can only be selected in the 1-shunt current detection mode.

2. Output control 2 (Task 9)

Output control 2 task supports normal PWM outputs and PWM outputs in the shift 2 mode.

If PWM shift is enabled (VEFMODE1<SPWMEN> ="1") and PWM shift mode selection (VEFMODE1<SPWMMD>) is set to other than "00", PWM outputs become PWM shift 2 outputs.

Note: PWM shift can only be selected in the 1-shunt current detection mode.

15.4.2.5 Trigger Generation

The trigger generation unit calculates the trigger timing from the PWM setting values (VECMPU1, VECMPV1 and VECMPW1) as appropriate to the current detection method, and sets the VETRGCMP01 and VETRGCMP11 registers.

Note:VETRGCMP01 and VETRGCMP11 are updated only by 1-shunt current detection.

Note:VETRGCMP01 and VETRGCMP11 are not updated when PWM shift 2 mode is selected.

15.4.2.6 Input Processing

In the input process, Vector Engine reads a conversion result and phase information from A/D convertor. Depending on the current detection type and shift PWM mode setting, it converts 3-phase current and voltage of conversion result into the fixed point data and stores them. In zero-current detection mode, current detection results are stored in the zero-current register.

Input process consists of 2 types of task; input process 1 task and input process 2 task. Each task supports different current detection types.

1. Input process 1 (task 2)

Input process 1 task supports 3-shunt current detection (only 2-phase current are detected (Note 1)) and 1-shunt current detection.

However, in PWM shift 2 mode, it does not support 1-shunt current detection when PWM outputting (Note 2).

Note1: Only two phase current among 3-phase current are detected. The rest is calculated using the result of the 2-phase current.

Note2: PWM shift can only be used in the 1-shunt current detection mode.

2. Input process 2 (task 10)

Input process 2 task supports 3-shunt current detection (3-phase detection, 2-phase detection) and 2 sensor current detection. It also supports 1-shunt current detection when PWM outputting in the PWM shift 2 mode. (Note)

Input process 2 task does not support zero-current detection mode.

Note: PWM shift can only be used in the 1-shunt current detection mode.

15.4.2.7 Input Current Transformation (Phase Transformation/Coordinate axis Transformation)

Input current transformation consists of two tasks; phase transformation and coordinate axis transformation.

1. Input phase transformation (task 3)

Input phase transformation task calculates Iα and Iβ from Ia, Ib and Ic.

<Equations>

```
VETMPREG3 = VETMPREG0 \blacksquare : Calculates Iα.
VETMPREG4 = 1 ÷ SQRT(3) × VETMPREG1 − 1 ÷ SQRT(3) × VETMPREG2 : Calculates Iβ.
```


2. Input coordinate axis transformation (task 4)

Input coordinate axis transformation task calculates Id and Iq from Iα, Iβ, VESINM1 and VE-COSM1

a. Coordinate axis conversion

<Equations>

b. Current vector phase calculation

When \langle T4ATANEN> is "1", phase calculation is performed.

<Equations>

VETMPRG5 = ATAN(VEID1 / VEIQ1)

TOSHIBA

15.4.2.8 Miscellaneous Tasks

1. ATAN (Arc tangent) (Task 12)

ATAN task outputs a phase of −45° to 45° calculated in the arc tangent using an input of -1.0 to 1.0.

<Equations>

VETMPREG5 = ATAN(VETMPREG5) \blacksquare : ATAN calculation

2. SQRT (Square root function) (Task 13)

SQRT task outputs a value of 0.0 to 2.0 calculated in the square root function using an input of 0.0 to 4.0.

<Equations>

VETMPREG5 = SQRT(VETMPREG5) : Square root calculation

15.5 Combinations of VE Channel, ADC Unit and PMD Channel

By the use channel of a vector engine, the combination of PMD and ADC which can be used has restriction.

The combination used also by current detection selection and use ADC unit selection changes.

Table 15-7 Combination of VE and PMD

Vector Engine	PMD	
Channel 1	Channel 1	

Table 15-8 Combination of VE and ADC

Note:Current detection 3 is used only PWM shift 2.

16. Op-Amps (AMP)

The TMPM375FSDMG has a op-amp . the op-amp amplifie a voltage received via an input port and feeds its output voltage into a 12-bit successive-approximation analog-to-digital (A/D) converter(s). This op-amp is used to amplify voltage differentials across shunt resistors for motor current measurement.

16.1 Configuration

Figure 16-1 shows the block diagram of the op-amps/analog converters.

Figure 16-1 Op-Amps/Analog Converters Block Diagram

16.2 Register List

The op-amp is programmable through the AMPCTLD, which allow software to enable and disable the op-amp and select a voltage gain from eight levels.

If an external op-amp is used instead of an on-chip op-amp, the on-chip op-amp should be disabled (<AMP- $EN> = 0$).

The following describes the control register.

16.2.1 Op-amps

Base Address = 0x4003_0400

16.2.1.1 AMPCTLD (Amp D Control Register)

Note:When <AMPEN> is set to "1", it takes approx. 10μs to stabilize the circuit.

16.3 Operation

16.3.1 Basic Operation

Op-amp D (AMP D) only supports 1-shunt current sensing. The amplified voltage from AMP D is fed into one A/D converter (AINB16).

See the block diagram of the op-amp shown in Figure 16-2.

16. Op-Amps (AMP)

16.3 Operation

TOSHIBA

17. Encoder Input Circuit (ENC)

17.1 Outline

The encoder input circuit supports four operation modes including encoder mode, sensor mode (two types) and timer mode. And the functions are as follows:

- ・ Supports incremental encoders and Hall sensor ICs. (signals of Hall sensor IC can be input directly)
- ・ 24-bit general-purpose timer mode
- ・ Multiply-by-4 (multiply-by-6) circuit
- ・ Rotational direction detection circuit
- 24-bit counter
- ・ Comparator enable/disable
- Interrupt request output:1
- Digital noise filters for input signals

17.2 Differences between channels

The TMPM375FSDMG has a one-channel incremental encoder interface (ENC0), which can obtain the absolute position of the motor, based on input signals from the incremental encoder.

These channels operate identical except the differences in below.

Table 17-1 Differences between channels

Channel		Encoder input in-		
	A-phase	B-phase	Z-phase	terrupt
Channel ₀	ENCA0	ENCB ₀	ENCZ0	INTENC0

17.3 Block Diagram

Figure 17-1 Block diagram of encoder input circuit

17.4 Registers

17.4.1 List of Registers

The following is control registers and addresses of encoder input circuit.

17.4.2 ENTNCR(Encoder Input Control Register)

TOSHIBA

Note 1: In the encoder mode or timer mode, <P3EN> must be set to "0". Note 2: If changing the mode, first read the flag to clear.

The operation mode has eight modes specified with<MODE[1:0]>, <P3EN> and <ZEN>.

The operation mode settings are as follows:

The following is the status of <ENRUN> and corresponding signals.

17.4 Registers

17.4.3 ENRELOAD(Encoder Counter Reload Register)

Note 1: The RELOAD register is only used in Encoder mode.

Note 2: ENRELOAD register should be accessed with 32-bit instructions.

17.4.4 ENINT(Encoder Compare Register)

Note 1: <INT[23:16]> is used only in Sensor mode (timer count) and Timer mode. Note 2: ENINT register should be accessed with 32-bit instructions.

17.4 Registers

17.4.5 ENCNT (Encoder Counter)

Note 1: <CNT[23:16]> is used only in the sensor mode (Timer counting) or timer mode. In the encoder mode or sensor mode (event counting), always reads as "0".

Note 2: ENCNT register should be accessed with 32-bit instructions.

17.5 Operational Description

17.5.1 Encoder mode

The high-speed position sensor determines the phase input from the AB encoder and the ABZ encoder.

- Event detection (rotation pulse) \rightarrow interrupt generation
- ・ Event count → match detection interrupt generation (measures the amount of transferring)
- ・ Detects rotation direction
- ・ Up/down-count (changeable in operation)
- Settable counter cycle

17.5.2 Sensor mode

The low-speed position sensor determines (zero-cross determination) the phase input from UV Hall sensor and UVW Hall sensor.

There are two kinds of sensor modes such as event count mode and timer count mode (counts with fsys).

17.5.2.1 Event Count Mode

- Event detection (rotation pulse) \rightarrow interrupt generation
- Event count \rightarrow match interrupt occurs (measuring the amount of transfer)
- Rotation direction detection

17.5.2.2 Timer count mode

- Event detection (rotation pulse) \rightarrow interrupt generation
- Timer count
- Rotation direction detection
- Capture function \rightarrow event capture (measures event intervals) \rightarrow interrupt generation software capture
- Abnormal detection time error (timer compare) \rightarrow match detection interrupt generation
- Reverse detection error \rightarrow error flag caused by changing rotation direction

17.5.3 Timer mode

This mode can be used as a general-purpose 24-bit timer.

- 24-bit up counter
- ・ Counter clear control (software clear, timer clear, external trigger and free-run count)
- Compare function \rightarrow match detection interrupt generation
- Capture function \rightarrow external trigger capture \rightarrow interrupt generation software capture

TOSHIBA

17.6 Function

17.6.1 Mode operation outline

17.6.1.1 Encoder mode

1. If $\langle ZEN \rangle = 1$ ($\langle RELOAD \rangle = 0x0380$, $\langle ENINT \rangle = 0x0002$)

2. If $\langle \text{ZEN} \rangle = 0$ ($\langle \text{RELOAD} \rangle = 0x0380$, $\langle \text{ENINT} \rangle = 0x0002$)

- ・ The incremental encoder inputs of the MCU should be connected to the A, B and Z channels. The encoder counter counts pulses of ENCLK, which is multiplied by 4 clock derived from the decoded A and B quadrature signals.
- ・ During CW rotation (i.e., A has the 90-degree phase lead to B), the encoder counter counts up; when it has reached to the value of <RELOAD>, it wraps around to "0" on the next ENCLK.
- During CCW rotation (i.e., A has the 90-degree phase lag to B), the encoder counter counts down; when it has reached to "0x0000", it is reloaded with the value of <RELOAD> on the next ENCLK.
- Additionally, when \leq $\mathbb{Z}EN$ = "1", the encoder counter is cleared to "0" on the rising edge of Z during CW rotation and on the falling edge of Z during CCW rotation (at the internal Z_Detected timing). If the ENCLK edge matches Z edge, the encoder counter is cleared to "0" without incrementing or decrementing.
- When \leq ENCLR> is set to 1, the encoder counter is cleared to "0".
- \langle UD $>$ is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- TIMPLS, which is derived by dividing ENCLK by a programmed factor, can be driven out externally.
- ・ If <CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of \leq ENINT $>$. When \leq ZEN $>$ = "1", however, an interrupt does not occur while $\langle \text{ZDET} \rangle = "0".$
- When \leq DET > and \leq UD > are set to "0", \leq ENRUN > is cleared to "0".

17.6.1.2 Sensor mode (event count)

1. If $\langle P3EN \rangle = 1 (\langle ENINT \rangle = 0x0002)$

2. If $\langle P3EN \rangle = 0$ ($\langle ENINT \rangle = 0x0002$)

- ・ The Hall sensor inputs of the MCU should be connected to the U, V and W channels. The encoder counter counts the pulses of ENCLK, which is either multiplied by 4 clock (when <P3EN> $=$ "0") derived from the decoded U and V signals or multiplied by 6 clock (when $\langle P3EN \rangle =$ "1") derived from the decoded U, V and W signals.
- During CW rotation (i.e., U channel has the 90-degree phase lead to V channel; V channel has the 90-degree phase lead to W channel), the encoder counter counts up; when it has reached to "0xFFFF", it wraps around to "0" on the next ENCLK.
- ・ During CCW rotation (i.e., U channel has the 90-degree phase lag to V channel; V channel has the 90-degree phase lag to W), the encoder counter counts down; when it has reached to "0x0000", it wraps around to "0xFFFF" on the next ENCLK.
- When \leq ENCLR> is set to 1, the internal counter is cleared to "0".
- \langle UD $>$ is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- TIMPLS, which is derived by dividing ENCLK by a programmed factor, can be driven out externally.
- If <CMPEN> is set to 1, an interrupt is generated when the value of the internal counter has reached to the value of <ENINT>.
- When \langle UD $>$ and \langle ENRUN $>$ are set to "0", \langle UD $>$ is cleared to "0".

17.6.1.3 Sensor mode (Timer count)

1. If $\langle P3EN \rangle = 1 (\langle ENINT \rangle = 0x0002)$

2. If $\langle P3EN \rangle = 0$ ($\langle ENINT \rangle = 0x0002$)

In Sensor Timer Count mode, the Hall sensor inputs of the MCU should be connected to the U, V and W channels. The encoder counter measures the interval between two contiguous pulses of ENCLK, which is either multiplied by 4 clock (when $\langle P3EN \rangle =$ "0") derived from the decoded U and V signals or multiplied by 6 clock (when $\langle P3EN \rangle$ = "1") derived from the decoded U, V and W signals.

- ・ The encoder counter always counts up; it is cleared to "0" on ENCLK. When the encoder counter has reached to "0xFFFFFF", it wraps around to "0".
- When \leq ENCLR> is set to 1, the encoder counter is cleared to "0".
- ENCLK captures the value of the encoder counter into the ENCNT register. The captured counter value can be read out of ENCNT.
- ・ Setting the software capture bit, <SFTCAP>, to 1 causes the value of the encoder counter to be captured into the ENCNT register. This capture operation can be performed at any time. The captured counter value can be read out of ENCNT.
- ・ <UD> is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- \cdot If <CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of <ENINT>.
- ・ When <ENRUN> is set to "0", <UD> is cleared to "0".
- \cdot <REVERR> is set to 1 when the rotation direction has changed. This bit is cleared to "0" on a read.
- ・ The value of the ENCNT register (the captured value) is retained, regardless of the value of <EN-RUN>. The ENCNT register is only cleared by a reset.

1. If $\langle ZEN \rangle = 1$ ($\langle ENINT \rangle = 0x0006$)

- When $\langle \text{ZEN} \rangle$ = "1", the Z input pin is used as an external trigger. When $\langle \text{ZEN} \rangle$ = "0", no external input is used to trigger the timer.
- The encoder counter always counts up. If \leq ZEN> = "1", the counter is cleared to "0" on the rising edge of Z when <ZESEL> is set to "0" and a falling edge when <ZESEL> is set to "1". When the encoder counter has reached to "0xFFFFFF", it wraps around to "0".
- ・ When <ENCLR> is set to 1, the encoder counter is cleared to "0".
- ・ Z-Detected causes the value of the encoder counter to be captured into the ENCNT register. The captured counter value can be read out of ENCNT.
- Setting the software capture bit, <SFTCAP>, to 1 causes the value of the encoder counter to be captured into the ENCNT register. This capture operation can be performed at any time. The captured counter value can be read out of ENCNT.
- \langle UD $>$ is set to 1 during CW rotation and cleared to "0" during CCW rotation.
- If \leq CMPEN $>$ is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of <ENINT>.
- When \leq ENRUN $>$ is set to "0", \leq UD $>$ is cleared to "0".
- The value of the ENCNT register (the captured value) is retained, regardless of the value of <EN-RUN>. The ENCNT register is only cleared by a reset.

17.6.2 Counter and interrupt generate operation when <CMPEN> = 1

17.6.2.1 Encoder mode

17.6.2.2 Sensor mode (event count)

17.6.2.3 Sensor mode (Timer count)

17.6.2.4 Timer mode

17.6.3 Counter and interrupt generate operation when <CMPEN> = 0

17.6.3.1 Encoder mode

<ENDEV>="000"

17.6.3.2 Sensor mode (event count)

<ENDEV>="000"

17.6.3.3 Sensor mode (Timer count)

17.6.3.4 Timer mode

17.6.4 Encoder rotation direction

This circuit determines a phase either A-, B- or Z-phase.

It is used as 2-phase input (A,B) and 3-phase input (A,B,Z) in common. When 3-phase input is used, set $<$ P3EN $>$ = "1".

17.6.5 Counter Circuit

The counter circuit has a 24-bit up/down counter.

17.6.5.1 Operation Description

Depending on the operation modes, counting, clearing and reloading operation are controlled as described in Table 17-2.

Table 17-2 Counter control

Mode <mode[1:0]></mode[1:0]>	<zen></zen>	$<$ P3EN $>$	Input pin	Count	Opera- tion	Counter clear condi- tion	Counter reload condition	Operational range of coun- ter (Reload value)
Encoder mode 00	$\mathbf 0$	0	A, B	Encoder pulse (ENCLK)	UP.	$[1]$ < ENCLR > = 1 WR [2] Matches with <re- LOAD></re- 		0x0000 to <re- LOAD></re-
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000	
	$\mathbf{1}$		A,B,Z		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with <re- LOAD> [3] Z-trigger</re- 		
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000	
Sensor mode (event count) 01	Ω	Ω	U,V		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFF		0x0000 to 0xFFFF
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000	
		$\mathbf{1}$	U,V,W		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFF		
					DOWN	$[1]$ < ENCLR > = 1 WR	[1] Matches with 0x0000	
Sensor mode (Timer count) 10	Ω	0	U,V		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFFFFF		0x000000 to 0xFFFFFF
		$\mathbf{1}$	U, V, W		UP	[3] Encoder pulse (ENCLK)		
Timer mode 11	Ω			fsys	UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFFFF [3] Matches with <enint></enint>		0x000000 to 0xFFFFFFF
	1	×	Ζ		UP	$[1]$ < ENCLR > = 1 WR [2] Matches with 0xFFFFFFF [3] Matches with <enint> [4] Z-trigger</enint>		

Note:The counter value is not cleared by writing "0" to <ENRUN>. If <ENRUN> = "1" is set again, the counter restarts from the counter value which has stopped. If clear the counter value, write "1" to <ENCLR> to execute software clear.

17.6.6 Interrupt

The interrupt consists of four interrupts including Event (divide pulse and capture), Abnormal detecting time, Timer compare and Capture interrupts.

17.6.6.1 Operational Description

When \langle INTEN \rangle = "1" is set, interrupts occurs by counter value and encoder pulses.

Interrupt factor setting consists of six kinds setting with operation modes and the setting of <CMPEN> and <ZEN>.Table 17-3 shows interrupt factors.

In Sensor Timer Count mode and Timer mode, the value of the encoder counter can be captured into the ENCNT register.

The captured counter value can be read out of the ENCNT register.

In Sensor Timer Count mode, the value of the encoder counter is captured into the ENCNT register upon occurrence of an event (encoder pulse). The counter value can also be captured by writing a 1 to <SFTCAP> by software.

In Timer mode, the counter value can be captured by writing a 1 to <SFTCAP> by software. If \leq ZEN $>$ is set to 1, the counter value can also be captured by an edge of the Z signal input selected according to <ZESEL> by external trigger.

18. Power-on-Reset Circuit (POR)

The power-on-reset circuit (POR) generates a power-on reset signal when power-on.

Power supply voltage is indicated as DVDD5B.

18.1 Structure

Power-on-reset circuit consists of the reference voltage generation circuit, comparators, the VLTD reset circuit and the power-on counter.

This circuit compares a voltage divided by the ladder resistor with a reference voltage generated in the reference voltage generation circuit in the comparator.

Figure 18-1 Power-on-reset circuit

For details of VDCR in VLTD reset circuit, refer to Section "Voltage detection circuit (VLTD)".

18.2 Function

At power-on, a power-on detection signal generates while power supply voltage is lower than the releasing voltage. Power-on detection signal is released at the timing when DVDD5B is over 3.0 ± 0.2 V.

If the power-on detection signal is released and the reset detection signal is also released, the power-on counter starts to operate. After waiting time (approximately 3.2ms ms) has elapsed, the power-on reset signal is released.

During the power-on reset signal generation, the CPU and the peripheral functions are reset.

When a reset input is not used, supply voltage must be raised to the recommended operational voltage range until the power-on reset releasing. If power supply voltage does not reach to the recommended operational voltage range during this period, TMPM375FSDMG cannot operate properly.

Figure 18-2 Power-on-reset operation timing

Note:Since the power-on releasing voltageand the power-on reset detection voltage relatively change,the detection voltage is never reversed.

Note:Due to the fluctuation of supply voltage, the power-on reset circuit may not operate properly. Users should give due consideration based on the electrical characteristic in the device designing.

19. Low Voltage Detection Circuit (VLTD)

The low voltage detection circuit generates a reset signal by detecting a decreasing voltage.

Note:Due to the fluctuation of supply voltage, the voltage detection circuit may not operate properly. Users should give due consideration based on the electrical characteristic in the device designing.

19.1 Structure

The low voltage detection circuit consists of a reference voltage generation circuit, a detection voltage level selection circuit, a comparator and control registers.

The supply voltage (DVDD5B) is divided by the ladder resistor and input to the detection voltage selection circuit. The detection voltage selection circuit selects a voltage according to the specified detection voltage (VDLVL), and the comparator compares it with the reference voltage. When the supply voltage (DVDD5B) becomes lower than the detection voltage (VDLVL), a voltage detection reset signal is generated.

Figure 19-1 Voltage Detection Circuit)

19.2 Registers

19.2.1 Register List

19.2.2 VDCR (Voltage detection control register)

Note:VDCR is initialized by a power-on reset or an external reset input.

19.3 Operation Description

19.3.1 Control

The voltage detection circuit is controlled by voltage detection control registers.

19.3.2 Function

The detection voltage can be selected by $VDCR < VDLVL[1:0]$. Enabling/disabling the voltage detection can be programmed by VDCR<VDEN>. After the voltage detection operation is enabled, When the supply voltage (DVDD5B) becomes lower than the detection voltage $\langle \text{VDLVL}[1:0] \rangle$, a voltage detection reset signal is generated.

19.3.2.1 Enabling/disabling the voltage detection operation

Setting VDCR<VDEN> to "1" enables the voltage detection operation. Setting it to "0" disables the operation. VDCR<VDEN> is cleared to "0" immediately after a power-on reset or a reset by an external reset input is released.

Note:When the supply voltage (DVDD5B) is lower than the detection voltage VDCR<VDLVL[1:0]>, setting VDCR<VDEN> to "1" generates reset signal at the time.

19.3.2.2 Selecting the detection voltage level

Select a detection voltage at VDCR<VDLVL[1:0]>.

Figure 19-2 Voltage Detection Timing

19. Low Voltage Detection Circuit (VLTD)

19.3 Operation Description

20. Ocsillation Frequency Detector (OFD)

The oscillation frequency detector generates a reset for I/O if the oscillation of external high frequency for CPU clock exceeds the detection frequency range.

The oscillation frequency detection is controlled by OFDCR1, OFDCR2 registers and the detection frequency range is specified by OFDMNPLLOFF/OFDMNPLLON/OFDMXPLLOFF/OFDMXPLLON which are the detection frequency setting registers. The lower detection frequency is specified by OFDMNPLLOFF/OFDMNPLLON registers and the higher detection frequency is specified by OFDMXPLLOFF/OFDMXPLLON registers.

When the oscillation frequency detection is enabled, writing to OFDMNPLLOFF/OFDMNPLLON/OFDMXPLL-OFF/OFDMXPLLON registers is disabled. Therefore, the setting the detection frequency to these registers should be done when the oscillation frequency detection is disabled. And writing to OFDCR2/OFDMNPLLOFF/ OFDMNPLLON/OFDMXPLLOFF/OFDMXPLLON registers is controlled by OFDCR1 register. To write OFDCR2/OFDMNPLLOFF/OFDMNPLLON/OFDMXPLLOFF/OFDMXPLLON registers, the write enable code "0xF9" should be set to OFDCR1 beforehand. To enable the oscillation frequency detector, set "0xE4" to OFDCR2 after setting "0xF9" to OFDCR1. Since the oscillation frequency detection is disabled after an external reset input, power on reset or VLTD reset, write "0xF9" to OFDCR1 and write "0xE4" to OFDCR2 register to enable its function.

When the TMPM375FSDMG detects the out of frequency by lower and higher detection frequency setting registers, all I/Os become high impedance by reset. In case of PLLOFF, OFDMNPLLOFF and OFDMXPLLOFF registers are valid for detection and the setting value of OFDMNPLLON/OFDMXPLLON registers are ignored. In case of PLLON, OFDMNPLLON and OFDMXPLLON registers are valid for detection and the setting value of OFDMNPLLOFF/OFDMXPLLOFF registers are ignored. By the oscillation frequency detection reset, all I/Os except power supply pins, RESET pin and MODE pin become high impedance and the CPU is also initialized. As the CG registers are initialized, so the PLL operation of the system clock is disabled and the clock operation is restarted after switching an oscillator to on chip oscillation (fosc2).

Since all registers for oscillation frequency detector (OFDCR1/OFDCR2/OFDMNPLLOFF/OFDMNPLLON/ OFDMXPLLOFF/OFDMXPLLON) are not initialized by the reset generated from oscillation frequency detector.

And so when the oscillation frequency detection reset is generated, the system clock is switched to on chip oscillation and the reset sequence is executed just as the oscillation frequency detection is enabled.

- Note:It is not guaranteed that OFD can detect all defects at any time, and it is not a circuit to measure error frequency.
- Note:The oscillation frequency detection reset is available only in NORMAL and IDLE modes. In STOP mode, the oscillation frequency detection reset is disabled automatically.
- Note:When the PLL is controlled (enabled or disabled) by the CGPLLSEL register or when the system clock is changed (fosc1 or fosc2) by the <OSCSEL> of CGOSCCR register, the OFD must be disabled beforehand. If OFD reset is generated with PLL-ON, the detection frequency setting registers (OFDMNPLLON/OFDMXPL-LON) are automatically switched over to OFDMNPLLOFF/OFDMXPLLOFF.

20.1 Block diagram

Figure 20-1 Ocsillation Frequency Detector Block diagram

TOSHIBA

20.2 Registers

20.2.1 Register List

Base Address = 0x4004_0800

Note:Access to the "Reserved" area is prohibited.

Note:OFDCR1 is initialized by the RESET pin, power on reset or VLTD reset.

20.2.1.2 OFDCR2 (Oscillation frequency detection control register 2)

Note:OFDCR2 is initialized by the RESET pin, power on reset or VLTD reset.

20.2.1.3 OFDMNPLLOFF (Lower detection frequency setting register (In case of PLL OFF))

Note:Writing to the register of OFDMNPLLOFF is protected while OFD circuit is operating.

Note:OFDMNPLLOFF is initialized by the RESET pin, power on reset or VLTD reset.

20.2.1.4 OFDMNPLLON (Lower detection frequency setting register (In case of PLL ON))

Note:Writing to the register of OFDMNPLLON is protected while OFD circuit is operating.

Note:OFDMNPLLON is initialized by the RESET pin, power on reset or VLTD reset.

20.2 Registers

20.2.1.5 OFDMXPLLOFF (Higher detection frequency setting register (In case of PLL OFF))

Note:Writing to the register of OFDMXPLLOFF is protected while OFD circuit is operating.

Note:OFDMXPLLOFF is initialized by the RESET pin, power on reset or VLTD reset.

20.2.1.6 OFDMXPLLON (Higher detection frequency setting register (In case of PLL ON))

Note:Writing to the register of OFDMXPLLON is protected while OFD circuit is operating.

Note:OFDMXPLLON is initialized by the RESET pin, power on reset or VLTD reset.

20.3 Operational Description

20.3.1 Setting

Registers of OFD are initialized by the RESET pin, power on reset or VLTD reset. All register except OFDCR1 can not be written by reset. They are able to be written by writing "0xF9" to OFDCR1.

The range of detection frequency is setting by OFDMNPLLON/OFDMXPLLON or OFDMNPLLOFF/ OFDMXPLLOFF for each target clock. Writing "0xE4" to OFDCR2 with OFDCR1="0xF9" enables the oscillation frequency detection.

To protect the mistaken writting, shout be written "0x06" to OFDCR1. And the register should be modified when OFD is sttoped.

OFDMNPLLOFF/OFDMXPLLOFF and OFDMNPLLON/OFDMXPLLON are automatically switched over by the setting of CGPLLSEL<PLLSEL>.

When STOP mode is executed with $OFDCR2=0xE4$, the oscillation frequency detection is automatically disabled. After releasing STOP mode and warming up period, the oscillation frequency detection is enabled. The oscillation frequency detection is available only in NORMAL and IDLE mode. Table 20-1 shows the availability of oscillation frequency detector.

Table 20-1 Availability of oscillation frequency detector

20.3.2 Operation

From the operation start-up to detection start-up, time length as two cycle of detecting clock is needed. And the Detecting cycle is 128/reference clock frequency.

When generating reset is enabled, OFD generates reset if the target clock frequency exceeds the frequency limit set by OFDMNPLLON/OFDMXPLLON and OFDMNPLLOFF/OFDMXPLLOFF. From detection of abnormal to reset generation, time length as one cycle of detecting clock is needed. The reset generated by OFD does not make itself and OFD continues detected operation.

Therefore, fosc is initialized to fosc2 and the target clock(fc) changes to fosc2 and detected operation is continued in PLL OFF.

- Note:There are several factors of reset. Clock generator register CGRSTFLG can confirm the factors. For details of CGRSTFLG see chapter "exception."
- Note:The target clock is set without 10MHz into OFDMNPLLOFF and OFDMXPLLOFF. (eg, setting to 8MHz value to these registers) And when the target clock frequency is fosc1 and the reset generated by OFD, the reset might be generated continuously due to as abnormal detection until OFD detects correctly.

Note: The target clock is set without 10MHz into OFDMNPLLOFF and OFDMXPLLOFF. (eg, setting to 8MHz value to these registers) And when the target clock frequency is fosc1 and the reset generated by OFD, the reset might be generated continuously due to as abnormal detection until OFD detects correctly

20.3.3 Detection Frequency

The detection frequency have a detection frequency range and an undetectable frequency range because of oscillation accuracy. Therefore, it is undefined whether to be detected between detection frequency range and undetectable it.

The upper and lower limit of detecting frequency are calcurated by the maxmum error of a target clock and a reference clock.

By the way of rounding the calcurated result when OFDMNPLLON/OFDMNPLLOFF and OFDMXPLLON/ OFDMXPLLOFF are decided, the upper and lower limit of detecting and undetecting range shown as follows. The way of rouding is selected depending on the uneveness of the detected clock.

・ In case of rounding up OFDMXPLLON/OFDMXPLLOFF and rouding down OFDMNPLLON/ OFDMNPLLOFF

The target clock is higher than the upper limit of undetecting ragne and lower than the lower limit of undetecting range.

In case of rounding down OFDMXPLLON/OFDMXPLLOFF and rouding down OFDMNPLLON/ OFDMNPLLOFF

The target clock is lower than the upper limit of undetecting ragne and higher than the lower limit of undetecting range.

How to calculate the setup value of OFDMXPLLOFF/OFDMNPLLOFF is shown below when the target clock error is \pm 5% (undetecting range) and the reference clock error is \pm 5%. In this example, OFDMXPLL-OFF is rounded up and OFDMNPLLOFF is rounded down.(From "a" to "h" corresponds to ["Figure 20-3 Exam](#page-540-0)[ple of detection frequency range \(in case of 10MHz\)"](#page-540-0))

OFDMXPLLOFF = $c \div e \times 32 = 36.46... = 37$ (Rounding up to nearest decimal) = 0x25

OFDMNPLLOFF = $b \div f \times 32 = 29.85... = 29$ (Rounding down to nearest decimal) = 0x1D

At this time, the detecting range is calculated shown below.

 $a = e \times$ OFDMNPLLOFF \div 32 = 8.35

 $d = f \times OFDMXPLLOFF \div 32 = 11.78$

And the undetecting range is calculated shown below.

 $g = e \times$ OFDMXPLLOFF \div 32 = 10.65

 $h = f \times$ OFDMNPLLOFF \div 32 = 9.23

Setting "0x25" to the register OFDMXPLLOFF and "0x1D" to the register OFDMNPLLOFF, when the target clock of higher than 11.78MHz or lower than 8.35MHz is detected, the oscillation frequency detector outputs a reset signal. And when the target clock of higher than 9.23MHz and lower than 10.65MHz is detected, the oscillation frequency detector does not output a reset signal.

[Figure 20-3](#page-540-0) shows the detection or undetectable and detectable frequency range.

Figure 20-3 Example of detection frequency range (in case of 10MHz)

20.3.4 Available Operation Mode

The oscillation frequency detection is available only external oscillation frequency in NORMAL and IDLE mode. Before shifting to another mode or using on chip oscillation frequency, disable the oscillation frequency detection.

20.3.5 Example of Operational Procedure

The example of operational procedure is shown below.

After reset, confirms various reset factor by CGRSTFLG. If the reset factor is not by the oscillation frequency detect, enable external oscillation, set register to use OFD and enable operation.

Figure 20-4 Example of operational procedure

20.3 Operational Description

21. Watchdog Timer(WDT)

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation.

If the watchdog timer detects a runaway, it generates a INTWDT interrupt or reset.

Note:INTWDT interrupt is a factor of the non-maskable interrupts (NMI).

Also, the watchdog timer notifies of the detecting malfunction to the external peripheral devices from the watchdog timer pin (WDTOUT) by outputting "Low".

Note:This product does not have the watchdog timer out pin (WDTOUT).

21.1 Configuration

Figure 21-1shows the block diagram of the watchdog timer.

Figure 21-1 Block Diagram of the Watchdog Timer

21.2 Register

The followings are the watchdog timer control registers and addresses.

21.2.1 WDMOD(Watchdog Timer Mode Register)

Note:INTWDT interrupt is a factor of the non-maskable interrupts (NMI).

21.2 Register

21.2.2 WDCR (Watchdog Timer Control Register)

21.3 Operations

21.3.1 Basic Operation

The Watchdog timer is consists of the binary counters that work using the system clock (fsys) as an input. Detecting time can be selected between 2^{15} , 2^{17} , 2^{19} , 2^{21} , 2^{23} and 2^{25} by the WDMOD<WDTP[2:0]>. The detecting time as specified is elapsed, the watchdog timer interrupt (INTWDT) generates, and the watchdog timer out pin (WDTOUT) output "Low".

To detect malfunctions (runaways) of the CPU caused by noise or other disturbances, the binary counter of the watchdog timer should be cleared by software instruction before INTWDT interrupt generates. If the binary counter is not cleared, the non-maskable interrupt generates by INTWDT. Thus CPU detects malfunction (runway), malfunction countermeasure program is performed to return to the normal operation.

Additionally, it is possible to resolve the problem of a malfunction (runaway) of the CPU by connecting the watchdog timer out pin to reset pins of peripheral devices.

Note:This product does not include a watchdog timer out pin (WDTOUT).

21.3.2 Operation Mode and Status

The watchdog timer begins operation immediately after a reset is cleared.

If not using the watchdog timer, it should be disabled.

The watchdog timer cannot be used as the high-speed frequency clock is stopped. Before transition to below modes, the watchdog timer should be disabled.In IDLE mode, its operation depends on the WDMOD <I2WDT> setting.

Also, the binary counter is automatically stopped during debug mode.

21.4 Operation when malfunction (runaway) is detected

21.4.1 INTWDT interrupt generation

In the Figure 21-2 shows the case that INTWDT interrupt generates (WDMOD<RESCR>="0").

When an overflow of the binary counter occurs, INTWDT interrupt generates. It is a factor of non-maskable interrupt (NMI). Thus CPU detects non-maskable interrupt and performs the countermeasure program.

The factor of non-maskable interrupt is the plural. CGNMIFLG identifies the factor of non-maskable interrupts. In the case of INTWDT interrupt, CGNMIFLG<NMIFLG0> is set.

When INTWDT interrupt generates, simultaneously the watchdog timer out ($\overline{\text{WDTOUT}}$) output "Low". WDTOUT becomes "High" by the watchdog timer clearing that is writing clear code 0x4E to the WDCR register.

Note:This product does not have the watchdog timer output pin(WDTOUT).

Figure 21-2 INTWDT interrupt generation

21.4.2 Internal reset generation

Figure 21-3 shows the internal reset generation (WDMOD<RESCR>="1").

MCU is reset by the overflow of the binary counter. In this case, reset status continues for 32 states. A clock is initialized so that input clock (fsys) is the same as a internal high-speed frequency clock (fosc). This means $fsys = fosc$.

Figure 21-3 Internal reset generation

21.5 Control register

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

21.5.1 Watchdog Timer Mode Register (WDMOD)

1. Specifying the detection time of the watchdog timer <WDTP[2:0]>.

Set the watchdog timer detecting time to WDMOD<WDTP[2:0]>. After reset, it is initialized to WDMOD<WDTP $[2:0]$ = "000".

2. Enabling/disabling the watchdog timer <WDTE>.

When resetting, WDMOD <WDTE> is initialized to "1" and the watchdog timer is enabled.

To disable the watchdog timer to protect from the error writing by the malfunction, first \langle WDTE $>$ bit is set to "0", and then the disable code (0xB1) must be written to WDCR register.

To change the status of the watchdog timer from "disable" to "enable," set the <WDTE> bit to "1".

3. Watchdog timer out reset connection <RESCR>

This register specifies whether WDTOUT is used for internal reset or interrupt. After reset, WDMOD<RESCR> is initialized to "1", the internal reset is generated by the overflow of binary counter.

21.5.2 Watchdog Timer Control Register(WDCR)

This is a register for disabling the watchdog timer function and controlling the clearing function of the binary counter.

21.5.3 Setting example

21.5.3.1 Disabling control

By writing the disable code (0xB1) to this WDCR register after setting WDMOD <WDTE> to "0," the watchdog timer can be disabled and the binary counter can be cleared.

> 7 6 5 4 3 2 1 0 WDMOD ← 0 - - - - - - - Set <WDTE> to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Writes the disable code (0xB1).

21.5.3.2 Enabling control

Set WDMOD <WDTE> to "1".

 7 6 5 4 3 2 1 0 WDMOD ← 1 - - - - - - - Set <WDTE> to "1".

21.5.3.3 Watchdog timer clearing control

Writing the clear code (0x4E) to the WDCR register clears the binary counter and it restarts counting.

 7 6 5 4 3 2 1 0 WDCR \leftarrow 0 1 0 0 1 1 1 0 Writes the clear code (0x4E).

21.5.3.4 Detection time of watchdog timer

In the case that $2^{21}/f$ sys is used, set "011" to WDMOD<WDTP[2:0]>.

 7 6 5 4 3 2 1 0 $WDMOD \leftarrow 1 \quad 0 \quad 1 \quad 1 \quad -$

21. Watchdog Timer(WDT)

21.5 Control register

22. Flash Memory Operation

This section describes the hardware configuration and operation of Flash memory. In this section, "1-word" means 32 bits.

22.1 Features

22.1.1 Memory Size and Configuration

Table 22-1 and Figure 22-1show a built-in memory size and configuration of TMPM375FSDMG.

Table 22-1 Memory size and configuration

	Block configuration					Write time		Erase time		
Memory size	128 KB	64 KB	32 KB	16 KB	# of words per page	# of pages	page	Total area	Block erase	Chip erase
64 KB	$\overline{}$	$\overline{}$		$\overline{}$	32	512	.25ms	0.64 sec	0.1 sec	0.2 _{sec}

Note:The above values are theoretical values not including data transfer time. The write time per chip depends on the write method used by a user.

Figure 22-1 Block configuration

Flash memory configuration units ares described as "block" and "page".

・ Page

One page is 32 words. Same address [31:7] is used in a page. First address of the group is [6:0] $= 0$ and the last address of the group is $[6:0] = 0x7F$.

Block

One block is 32KB and flash memory is consists of two blocks.

Write operation is performed per page. The write time per page is 1.25ms. (Typ.)

Erase is performed per block (auto block erase command use) or performed on entire flash memory (use of auto chip erase command). Erase time varies on commands. If auto block command is used, the erase time will be 0.1 sec per block (Typ.). If the auto chip erase command is used to erase entire area, the time will be 0.2 sec (Typ.).

In addition, the protect function can be used per block. For detail of the protect function, refer to ["22.1.5 Pro](#page-555-0)[tect/Security Function"](#page-555-0).

22.1.2 Function

Flash memory built-in this device is generally compliant with the JEDEC standards except for some specific functions. Therefore, if a user is currently using a flash memory as an external memory, it is easy to implement the functions into this device. Furthermore, to provide easy write or erase operation, this product contains a dedicated circuit to perform write or chip erase automatically.

22.1.3 Operation Mode

22.1.3.1 Mode Description

This device provides the single chip mode and single boot mode. The single chip mode contains the normal mode and user boot mode. Figure 22-2 shows the mode transition.

Figure 22-2 Mode transition

(1) Single chip mode

The single chip mode is a mode where the device can boot-up from Flash memory after reset. The mode contains two sub-modes in below.

Normal mode

The mode where user application program is executed.

・ User boot mode

The mode where flash memory is re-programmed on the user's set.

Users can switch the normal mode to user boot mode freely. For example, a user can set if PA0 of port A is "1", the mode is the normal mode. If PA0 of port A is "0", the mode is the user boot mode. The user must prepare a routine program in the application program to determine the switching.

(2) Single boot mode

The mode where flash memory can boot-up from the built-in BOOT ROM (Mask ROM) after reset.

The BOOT ROM contains the algorithm that can rewrite Flash memory via serial port of this device on the user's set. With connecting the serial port to external host, data transfer is performed in above-mentioned protocol and re-programed Flash memory.

(3) On-board programming mode

The user boot mode and single boot mode are the modes where flash memory can be re-programmable on the user's set. These two modes are called "on-board programming mode".

22.1.3.2 Mode Determination

Either the single chip or single boot operation mode can be selected by the level of the \overline{BOOT} pin when reset is released.

	Pin				
Operation mode	RESET	BOOT			
Single chip mode	$0 \rightarrow 1$				
Single boot mode	$0 \rightarrow 1$				

Table 22-2 Operation mode setting

22.1.4 Memory Map

Figure 22-3shows a comparison of the memory map in the single chip mode and single boot mode. In the single boot mode, built-in Flash memory is mapped to 0x3F80_0000 and subsequent addresses, and the built-in BOOT ROM is mapped to 0x0000_0000 through 0x0000_0FFF.

Flash memory and RAM addresses are shown below.

Figure 22-3 Comparison of memory map

22.1.5 Protect/Security Function

This device has the protect and security functions for Flash memory.

1. Protect function

The write/erase operation can be inhibited per block.

2. Security function

The read operation from a flash writer can be inhibited.

Usage restrictions on debug functions

22.1.5.1 Protect Function

This function inhibits the write/erase operation per block.

To enable the protect function, a protect bit corresponding to a block is set to "1" using the protect bit program command. If a protect bit is set to "0" using the protect bit erase command, a block protect can be canceled. The protect bit can be monitored with FCPSRA<BLK[1:0]>.

A program of protect bit can be programmed by 1-bit unit and can be erased by 4-bit unit. For detail of programming/erasing of protect bits, refer to ["22.2.5 Command Description".](#page-561-0)

22.1.5.2 Security Function

Table 22-3 shows operations when the security function is enabled.

The security function is enabled under the following conditions;

- 1. FCSECBIT<SECBIT> is set to "1".
- 2. All protect bits (FCPSRA<BLK>) are set to "1".

FCSECBIT<SECBIT> is set to "1" by the Cold Reset(Power OnReset) . Rewriting of FCSECBIT <SEC-BIT> is described in below.

Note:Use a 32-bit transfer instruction when the following writing operations, item1 and 2.

- 1. Write the specified code (0xa74a9d23) to FCSECBIT
- 2. Write data within 16 clocks after the operation of item 1.

22.1.6 Register

22.1.6.1 Register List

22.1.6.2 FCCR (Flash Interface control register)

Note 1: In TMPM375FSDMG, after Flash programing or Flash Erasing ,it should be Clearing Instruction buffer by this functional bit or insert a reset signal .

Instruction Buffer Clearing operation as following.

after excuting FCCR<FLBOFF>="1" , set FCCR<FLBOFF>="0" again on RAM.

22.1.6.3 FCSR (Flash status register)

Note 1: Make sure that flash memory is ready before commands are issued. If a command is issued during busy, not only the command is not sent but also subsequent commands may not be accepted. In that case, use hardware reset to return. Hardware reset needs 0.5 μs or more reset period regardless of system clock. At this time, it takes approximately 2 ms until enabling to read after reset.

22.1.6.4 FCSECBIT (Security bit register)

Note:This register is initialized by Cold Reset(Power OnReset) .

22.1.6.5 FCPSRA (Flash protect status register)

Note 1: A value will correspond to the protection status.

22.2 Detail of Flash Memory

In on-board programming, the CPU executes commands for reprogramming or erasing Flash memory. This reprogramming/erase control program should be prepared by the user beforehand. Since Flash memory content cannot be read while Flash memory is being written or erased, it is necessary to run the reprogram/erase control program on the built-in RAM. Do not generate interrupt/fault except reset to avoid abnormal program termination.

22.2.1 Function

Flash memory is generally compliant with the JEDEC standards except for some specific functions. However; a method of address designation of operation command is different from standard commands.

If write/erase operation is executed, commands are input to flash memory using 32-bit (1-word) store instruction command. After command input, write or erase operation is automatically executed in inside.

Table 22-4 Flash memory function

Main function	Description
Automatic page program	Writes data automatically.
Automatic chip erase	Erases the entire area of Flash memory automatically.
Automatic block erase	Erases a selected block automatically.
Write/erase protect	The write or erase operation can be individually inhibited for each block.

Note:In TMPM375FSDMG, after Flash programing or Flash Erasing ,it should be Clearing Instruction buffer. Pls refter ["22.1.6.2 FCCR \(Flash Interface control register\)"](#page-557-0) for a clear method.

Note:Check the FCSR<RDY/BSY> to make sure each command sequence end such as Flash writing,Flash Erase, Protection bit program, Protection bit Erase . and then hold for 200 μs or more before reading data from Flash memory or starting instruction fetch.

22.2.2 Operation Mode of Flash Memory

Flash memory provides mainly two types of operation modes;

- ・ The mode to read memory data (Read mode)
- The mode to erase or rewrite memory data automatically (Automatic operation mode)

After power-on, after rest or after automatic operation mode is finished normally, Flash memory becomes read mode. Instruction stored in Flash memory or data read is executed in the read mode.

If commands is input during the read mode, the operation mode becomes the automatic operation. If the command process is normally finished, the operation mode returns to the read mode except the ID-Read command. During the automatic operation, data read and instruction execution stored in Flash memory cannot be performed.

If command process is abnormally finished then the operation mode should forcibly return to read mode. In this case, use the read command, read/reset command or hardware reset.

22.2.3 Hardware Reset

A hardware reset means a Cold Reset(Power OnReset) or warm reset to use returning to the read mode when the automatic programming/erase operation is focibly cancelled, or automatic operation abnormally ends.

If the hardware reset occurs during the automatic operation, Flash memory stops the automatic operation and returns to the read mode. If a hardware reset is generated during Flash memory automatic program/erase operation, the hardware reset needs 0.5 μs or more reset period regardless of system clock. At this time, it takes approximately 2 ms until enabling to read after reset . Note that if a hardware reset occurs during the automatic operation, data write operation is not executed properly. Set write operation again.

For detail of the reset operation, refer to "Reset". After a given reset input, CPU will read the reset vector data and then starts the routine after reset.

22.2.4 How to Execute Command

The command execution is performed by writing command sequences to Flash memory with a store instruction. Flash memory executes each automatic operation command according to the combination of input addresses and data. For detail of the command execution, refer to "22.2.5 Command Description".

An execution of store instruction to the Flash memory is called "bus write cycle". Each command consists of some bus write cycles. In Flash memory, when address and data of bus write cycle are performed in the specified order, the automatic command operation is performed. When the cycle is performed in non-specified order, Flash memory stops command execution and returns to the read mode.

If you cancel the command during the command sequence or input a different command sequence, execute the read command or read/reset command. Then Flash memory stops command execution and returns to the read mode. The read command and read/reset command are called "software reset".

When write command sequence ends, the automatic operation starts and FCSR<RDY/BSY> is set to "0". When the automatic operation normally ends, $FCSR < RDY/BSY$ = "1" is set and Flash memory returns to the read mode.

New command sequences are not accepted during the automatic operation. If you want to stop the command operation, use a hardware reset. In case that the automatic operation abnormally ends (FCSR<RDY/ BSY> remains "0"), Flash memory remains locked and will not return to the read mode. To returns to the read mode, use a hardware reset. If the hardware reset stops the command operation, commands are not normally executed.

Notes on the command execution;

- 1. To recognize command, command sequencer need to be in the read mode before command starting. Confirm FCSR<RDY/BSY> = 1 is set prior to the first bus write cycle of each command. Consecutively, it is recommended that the read command is executed.
- 2. Execute each command sequence from outside of Flash memory.
- 3. Execute sequentially each bus write cycle by data transfer instruction in one-word (32-bit).
- 4. Do not access Flash memory during the each command sequence. Do not generate any interrupt or fault except reset.
- 5. Upon issuing a command, if any address or data is incorrectly written, make sure to return to the read mode by using software reset.

22.2.5 Command Description

This section explains each command content. For detail of specific command sequences, refer to ["22.2.6](#page-565-0) [Command Sequence"](#page-565-0).

22.2.5.1 Automatic Page Program

(1) Operation Description

The automatic page program writes data per page. When the program writes data to multiple pages, a page command need to be executed in page by page. Writing across pages is not possible.

Writing to Flash memory means that data cell of "1" becomes data of "0". It is not possible to become data cell of "1" from data of "0". To become data cell of "1" from "0", the erase operation is required.

The automatic page program is allowed only once to each page already erased. Either data cell of "1" or "0" cannot be written data twice or more. If rewriting to a page that has already been written once, the automatic page program is needed to be set again after the automatic block erase or automatic chip erase command is executed.

Note 1: Page program execution to the same page twice or more without erasing operation may damage the device.

Note 2: Writing to the protected block is not possible.

(2) How to Set

The 1st to 3rd bus write cycles indicate the automatic page program command.

In the 4th bus write cycle, the first address and data of the page are written. On and after 5th bus cycle, one page data will be written sequentially. Data is written in one-word unit (32-bit).

If a part of the page is written, set "0xFFFFFFFF" as data, which means not required to write, for entire one page.

No automatic verify operation is performed internally in the device. So, be sure to read the data programmed to confirm that it has been correctly written.

If the automatic page program is abnormally terminated, that page has been failed to write. It is recommended not to use the device or not to use the block including the failed address.

22.2.5.2 Automatic Chip Erase

(1) Operation Description

The automatic chip erase is executed to the memory cell of all addresses. If protected blocks are contained, these blocks will not be erased. If all blocks are protected, the automatic chip erase operation will not performed and will return to the read mode after a command sequence is input.

(2) How to Set

The 1st to 6th bus write cycles indicate the automatic chip erase command. After the command sequence is input, the automatic chip erase operation starts.

No automatic verify operation is performed internally in the device. So, be sure to read the data to confirm that it has been correctly erased.

22.2.5.3 Automatic Block Erase

(1) Operation Description

The automatic erase command performs erase operation to the specified block. If the specified block is protected, erase operation is not executed.

(2) How to Set

The 1st to 5th bus write cycles indicate the automatic block erase command. In the 6th bus write cycle, the block to be erased is specified. After the command sequence is input, the automatic block erase operation starts.

No automatic verify operation is performed internally in the device. So, be sure to read the data to confirm that it has been correctly erased.

22.2.5.4 Automatic Protect Bit Program

(1) Operation Description

The automatic protect bit program writes "1" to a protect bit at a time. To set "0" to a protect bit, use the automatic protect bit erase command.

For detail of the protect function, refer to ["22.1.5 Protect/Security Function"](#page-555-0).

(2) How to Set

The 1st to 6th bus write cycles indicate the automatic protect bit program command. In the 7th bus write cycle, the protect bit to be written is specified. After the command sequence is input, the automatic protect bit program starts. Check whether write operation is normally terminated with FCPSRA<BLK>.

22.2.5.5 Auto Protect Bit Erase

(1) Operation Description

The automatic protect bit erase command operation depends on the security status. For detail of security status, refer to ["22.1.5 Protect/Security Function"](#page-555-0).

- ・ Non-security status
	- Clear the specified protect bit to "0". Protect bit erase is performed in 4-bit unit.
- Security status

Erase all protect bits after all addresses of Flash memory are erased.

(2) How to Set

The 1st to 6th bus write cycles indicate the automatic protect bit erase command. In the 7th bus write cycle, the protect bit to be erased is specified. After the command sequence is input, the automatic protect bit erase operation starts.

In the non-security status, specified protect bit is erased. Check whether erase operation is normally terminated with FCPSRA<BLK>.

In the security status, all addresses and all protect of Flash memory bits are erased. Confirm if data and protect bits are erased normally. If necessary, execute the automatic protect bit erase, automatic chip erase or automatic block erase.

All cases are the same as other commands, FCSR<RDY/BSY> becomes "0" during the automatic protect bit erase command operation. After the operation is complete, FCSR<RDY/BSY> becomes "1" and Flash memory will return to the read mode. To abort the operation, a hardware reset is required.

22.2.5.6 ID-Read

(1) Operation Description

The ID-Read command can read information including Flash memory type and three types of codes such as a maker code, device code and macro code.

(2) How to Set

The 1st to 3rd bus write cycles indicate the ID-Read command. In the 4th bus write cycle, the code to be read is specified. After the 4th bus write cycle, read operation in the arbitrary flash area acquires codes.

The ID-Read can be executed successively. The 4th bus write cycle and reading ID value can be executed repeatedly.

The ID-Read command does not automatically return to the read mode. To return to the read mode, execute the read command, read/reset command or hardware reset.

22.2.5.7 Read Command and Read/reset Command (Software Reset)

(1) Operation Description

A command to return Flash memory to the read mode.

When the ID-Read command is executed, macro stops at the current status without automatically return to the read mode. To return to the read mode from this situation, use the read command or read/ reset command. It is also used to cancel the command when commands are input to the middle.

(2) How to Set

The 1st bus cycle indicates the read command. The 1st to 3rd bus write cycles indicate the read/reset command. After either command sequence is executed, Flash memory returns to the read mode.

22.2.6 Command Sequence

22.2.6.1 Command Sequence List

Table 22-5 shows addresses and data of bus write cycle in each command.

All command cycles except the 5th bus cycle of ID-Read command are bus write cycles. A bus write cycle is performed by 32-bit (1-word) data transfer instruction. (Following table shows only lower 8 bits of data.)

For detail of addresses, refer to [Table 22-6](#page-566-0). Use below values to "command" described in a column of Addr[15:9] in the [Table 22-6](#page-566-0).

Note 1) Always set to "0" to the address bit [1:0].

Note 2) Set below values to the address bit [19] according to Flash memory size. Memory size is 1MB or less : Always set to "0" Memory size is over 1MB : If bus write to 1MB area or less, the bit is set to "0". If bus write to over 1MB area, the bit is set to "1".

Table 22-5 Command Sequence

	1st bus cycle	2nd bus cycle	3rd bus cycle	4th bus cycle	5th bus cycle	6th bus cycle	7th bus cycle
Command	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.
	Data	Data	Data	Data	Data	Data	Data
	0xXX		-	-	-		-
Read	0xF0		$\overline{}$				-
Read/reset	0xX55X	0xXAAX	0xX55X		$\overline{}$		-
	0xAA	0x55	0xF0	$\overline{}$			$\overline{}$
ID-Read	0xX55X	0xXAAX	0xX55X	IA	0xXX		
	0xAA	0x55	0x90	0x00	ID		
	0xX55X	0xXAAX	0xX55X	PA	PA	PA	PA
Automatic page program	0xAA	0x55	0xA0	P _D ₀	PD ₁	PD ₂	PD ₃
Automatic chip erase	0xX55X	0xXAAX	0xX55X	0xX55X	0xXAAX	0xX55X	$\overline{}$
	0xAA	0x55	0x80	0xAA	0x55	0x10	-
Automatic block erase	0xX55X	0xXAAX	0xX55X	0xX55X	0xXAAX	BA	-
	0xAA	0x55	0x80	0xAA	0x55	0x30	-
Automatic protect bit pro- gram	0xX55X	0xXAAX	0xX55X	0xX55X	0xXAAX	0xX55X	PBA
	0xAA	0x55	0x9A	0xAA	0x55	0x9A	0x9A
Automatic protect bit	0xX55X	0xXAAX	0xX55X	0xX55X	0xXAAX	0xX55X	0xXX
erase	0xAA	0x55	0x6A	0xAA	0x55	0x6A	0x6A

Supplementary explanation

- ・ IA: IDAddress
- ・ ID: ID data
- PA: Program page address
- ・ PD: Program data (32-bit data)

After the 4th bus cycle, input data in the order of the addresses per page

・ BA: Block address (see [Table 22-7](#page-566-0))

・ PBA: Protect bit address (see [Table 22-8](#page-567-0))

22.2.6.2 Address Bit Configuration in the Bus Cycle

Table 22-6 is used in conjunction with ["Table 22-5 Command Sequence"](#page-565-0).

Set the address setting according to the normal bus write cycle address configuration from the first bus cycle.

Table 22-6 Address bit configuration in the bus write cycle

Address	Addr	Addr	Addr	Addr	Addr	Addr	Addr
	[31:15]	$[14]$	[13:12]	[11:9]	[8:7]	[6:4]	[3:0]

22.2.6.3 Block Address(BA)

Table 22-7 shows block addresses. Specify any address included in the block to be erased in the 6th bus write cycle of the automatic block erase command.

Table 22-7 Block address

22.2.6.4 How to Specify Protect Bit (PBA)

The protect bit is specified in 1-bit unit in programming and in 4-bit unit in erasing.

Table 22-8 shows a protect bit selection table of the automatic protect bit program. The column of address example indicates an address described in upper side is used in the use boot mode and the lower side is used in the single boot mode.

Four protect bits are erased by the automatic protect bit erase command in all.

Table 22-8 Protect bit program address

Block	Protect bit	Address of 7th bus write cycle	
		Address [14:9]	Address [8]

22.2.6.5 ID-Read Code (IA, ID)

Table 22-9 shows how to specify a code and the content using ID-Read command.

The column of address example indicates an address described in the upper side is used in the use boot mode and the lower side is used in the single boot mode

Table 22-9 ID-Read Command codes and contents

Code ID[7:0]		IA[13:12]	Address Example [31:0]
Manufacture code	0x98	0b00	0x0000 0000 0x3F80 0000
Device code	0x5A	0 _{b01}	0x0000 1000 0x3F80 1000
	Reserved	0b10	
Macro code	0x33	0 _{b11}	0x0000 3000 0x3F80 3000

TOSHIBA

22.2.6.6 Example of Command Sequence

(1) use boot mode

(2) Data single boot mode

22.2.7 Flowchart

22.2.7.1 Automatic Program

Automatic Page Programming Command Sequence (Address/ Command)

Figure 22-4 Flowchart of automatic program

22.2.7.2 Automatic Erase

Figure 22-5 Flowchart of automatic erase

22.3 How to Reprogram Flash using Single Boot Mode

The single boot mode utilizes a program contained in built-in BOOT ROM for reprogrammig Flash memory. In this mode, BOOT ROM is mapped to the area containg interrupt vector tables and Flash memory is mapped to another address area other than BOOT ROM area.

In the boot mode, Flash memory is reprogrammed using serial command/data transfer. With connecting serial channel (UART) of this device to the external host, a reprogramming program is copied from the external host to the built-in RAM. A reprogramming routine in the RAM is executed to reprogram Flash memory. For details of communication with host, follow the protocol described later.

Even in the single boot mode, do not generate interrupt/fault except reset to avoid abnormal program termination.

To secure the contents of Flash memory in the single chip mode (normal operation mode), once re-programming is complete, it is recommended to protect relevant flash blocks against accidental erasure during subsequent single chip operations.

22.3.1 Mode Setting

In order to execute the on-board programming, this device is booted-up in the single boot mode. Below setting is for the single boot mode setting.

```
\overline{BOOT} = 0\overline{\text{RESET}} = 0 \rightarrow 1
```
While \overline{BOOT} pin is set to the above in advance, set \overline{RESET} pin to "0". Then release \overline{RESET} pin, the device will boot-up in the single boot mode.

22.3.2 Interface Specification

This section describes UART communication format in the single boot mode. The serial operation supports UART (asynchronous communication) modes. In order to execute the on-board programming, set the communication format of the programming controller as well.

・ UART communication

Communication channel: channel 0 Serial transfer mode: UART (asynchronous), half-duplex, LSB first Data length: 8-bit Parity bit: None STOP bit: 1-bit Baud rate: Arbitrary baud rate

The boot program operates the clock/mode control block setting as an initial condition. For detail of the initial setting of the clock, refer to "Clock/Mode control".

As explained in the ["22.3.5.1 Serial Operation Mode Determination"](#page-573-0), a baud rate is determined by the 16 bit timer (TMRB). When determining the baud rate, communication is executed by 1/16 of a desired baud rate. Therefore, the communication baud rate must be within the measurable range. The timer count clock operates at ΦT1 (fc/2).

A handshaking pin of I/O interface mode outputs "Low" waiting in receive state and outputs "High" in transmission state. Check the handshaking pin before communications and must follow the communication protocol.

[Table 22-10](#page-572-0) shows the pins used in the boot program. Other than these pins are not used by the boot program.

ο:used ×:unused

22.3.3 Restrictions on Internal Memories

Note that the single boot mode places restrictions on the built-in RAM and built-in flash memory as shown in Table 22-11.

Note:If a password is erased data (0xFF), it is difficult to protect data secure due to an easy-to-guess password. Even if the single boot mode is not used, it is recommended to set a unique value as a password.

22.3.4 Operation Command

The boot program provides the following operation commands.

Table 22-12 Operation command data

Operation command da- ta	Operation mode
0x10	RAM transfer
0x40	Flash memory chip erase and protect bit erase

22.3.4.1 RAM Transfer

The RAM transfer is to store data from the controller to the built-in RAM . When the transfer is complete normally, a user program starts. User program can use the memory address of 0x2000_0400 or later except 0x2000_0000 to 0x2000_03FF for the boot program. CPU will start execution from RAM store start address. The start address must be even address.

This RAM transfer function enables user-specific on-board programming control. In order to execute the on-board programming by a user program, use Flash memory command sequence explained in [22.2.6.](#page-565-0)

22.3.4.2 Flash Memory Chip Erase and Protect Bit Erase

Flash memory chip erase and protect bit erase commands erase the entire blocks of Flash memory and write/erase protects of all blocks regardless of write/erase protect or security status.

22.3.5 Common Operation regardless of Command

This section describes common operation under the boot program execution.

22.3.5.1 Serial Operation Mode Determination

When the controller communicates via UART, set the 1st byte to 0x86 at the desired baud rate. Figure 22-6shows waveforms in each case.

Figure 22-6 Serial operation mode determination data

[Figure 22-7](#page-574-0) shows a flowchart of boot program. Using 16-bit timer (TMRB) with the time of tAB, tAC and tAD, the 1st byte of serial operation mode determination data (0x86) after reset is provided. In [Fig](#page-574-0)[ure 22-7](#page-574-0), the CPU monitors level of the receive pin, and obtains a timer value at the moment when the receive pin's level is changed. Consequently, the timer values of tAB, tAC and tAD have a margin of error. In addition, note that if the transfer goes at a high baud rate, the CPU may not be able to determine the level of receive pin.

The flowchart in [Figure 22-8s](#page-575-0)hows the serial operation mode is determined that the time length of the receive pin is long or short. If the length is $tAB \leq tCD$, the serial operation mode is determined as UART mode. The time of tAD is used whether the automatic baud rate setting is enable or not. Note that timer values of tAB, tAC and tAD have a margin of error. If the baud rate is high and operation frequency is low, each timer value becomes small. This may generates unexpected determination occurs. (To prevent this problem, re-set UART within the programming routine.)

For example, When UART mode is utilized, the controller should allow for a time-out period where the time is expected to receive an echo-back (0x86) from the target board. The controller should give up the communication if it fails to get that echo-back within the allowed time.

Figure 22-7 Serial operation mode receive flowchart

22.3.5.2 Acknowledge Response Data

The boot program represents processing states in specific codes and sends them to the controller. Table 22-13 to [Table 22-16](#page-576-0) show the values of acknowledge responses to each receive data.

In Table 22-14 to [Table 22-16,](#page-576-0) the upper four bits of the acknowledge response are equal to those of the operation command data. The 3rd bit indicates a receive error. The 0th bit indicates an invalid operation command error, a checksum error or a password error. The 1st bit and 2nd bit are always "0". Receive error checking is not performed in I/O Interface mode.

Table 22-13 ACK response to the serial operation determination data

Note:When the serial operation is determined as UART, if the baud rate setting is determined as unacceptable, the boot program aborts without sending back any response.

Table 22-14 ACK response to the operation command data

Note:The upper 4 bits of the ACK response data are the same as those of the previous command data.

Table 22-15 ACK response to the CHECK SUM data

Note:The upper 4 bits of the ACK response data are the same as those of the operation command data.

Table 22-16 ACK response to Flash memory chip erase and protect bit erase operation

Note:Even when an erasecommand is performed normally, a Negatice acknowledge may be returned by ACK response. Check the FCSR<RDY/BSY> to make sure the command sequence end , and then hold for 200 μ s or more, after that reconfirm the erase status.

22.3.5.3 Password Determination

The boot program use the below area to determine whether a password is required or use as a password.

The RAM Transfer command performs a password verification regardless of necessity judging data. Flash memory chip erase or protect bit erase command performs a password verification only when necessity judging is determined as "required".

If a password is set to 0xFF (erased data), it is difficult to protect data securely due to an easy-to-guess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.

(1) Password verification using RAM transfer command

If all these address locations contain the same bytes of data other than 0xFF, this condition is determined as a password area error as shown in [Figure 22-9.](#page-577-0) In this case, the boot program returns an error acknowledge (0x11) in response to the 17th byte of checksum value regardless of the password verification.

The boot program verifies 5th byte to 16th byte of receive data (password data). A password error occurs if all 12 bytes do not match. If the password error is determined, an ACK response data to the 17th of CHECK SUM data is a password error.

The password verification is performed even if the security function is enabled.

Figure 22-9 Password area check flowchart

(2) Password verification to Flash memory chip erase and protect bit erase command

When a password is enable in the erase password necessity determination area as shown in Figure 22-10 and the passwords are identical data, a password area error occurs. If a password area error is determined, an ACK response to the 17th byte of CHECK SUM sends 0x41 regardless of the password verification.

The boot program verifies 5th byte to 16th byte of receive data (password data). A password error occurs if all 12 bytes do not match. If the password error is determined, an ACK response data to the 17th of CHECK SUM data is a password error.

The password verification is performed even if the security function is enabled.

22.3.5.4 CHECK SUM Calculation

The checksum is calculated by 8-bit addition to transmit data, dropping the carries, and taking the two's complement of the total sum. The controller must perform the same checksum operation in transmitting checksum bytes.

Example of CHECK SUM

TOSHIBA

To calculate the checksum for a series of 0xE5 and 0xF6, perform 8-bit addition.

 $0xE5 + 0xF6 = 0x1DB$

Take the two's complement of the sum to the lower 8-bit, and that is a checksum value. So the boot program sends 0x25 to the controller.

 $0 - 0xDB = 0x25$

22.3.6 Transfer Format at RAM Transfer

This section shows a RAM transfer command format. Transfer directions in the table are indicated as follows:

Transfer direction (C→T): Controller to TMPM375FSDMG

Transfer direction (C←T): TMPM375FSDMG to Controller

TOSHIBA

22.3.7 Transfer Format of Flash memory Chip Erase and Protect Bit Erase

This section shows a transfer format of Flash memory chip erase and protect bit erase commands. Transfer directions in the table are indicated as follows:

Transfer direction (C→T): Controller to TMPM375FSDMG

Transfer direction (C←T): TMPM375FSDMG to Controller

TOSHIBA

Note 1: Even when an erasecommand is performed normally, a Negatice acknowledge may be returned by ACK response. Check the FCSR<RDY/BSY> to make sure the command sequence end , and then hold for 200 μ s or more, after that reconfirm the erase status.

22.3.8 Boot Program Whole Flowchart

This section shows a boot program whole flowchart.

TOSHIBA

Figure 22-11 Boot program whole flowchart

22.3.9 Reprogramming Procedure of Flash using reprogramming algorithm in the onchip BOOT ROM

This section describes the reprogramming procedure of the flash using reprogramming algorithm in the onchip boot ROM.

22.3.9.1 Step-1

The condition of Flash memory does not care whether a user program made of former versions has been written or erased. Since a programming routine and programming data are transferred via the SIO (SIO0), the SIO0 must be connected to an external host. A programming routine (a) is prepared on the host.

22.3.9.2 Step-2

Release the reset by pin condition setting in the boot mode and boot-up the BOOT ROM. According to the procedure of boot mode, transfer the programming routine (a) via SIO0 from the source (host). A password verification with the the password in the user application program is perfomed. (If Flash memory is erased, an erase data (0xFF) is dealt with a password.)

22.3.9.3 Step-3

If the password verification is complete, the boot program transfer a programming routine (a) from the host into the on-chip RAM. The programming routine must be stored in the range from 0x2000 0400 to the end address of RAM.

22.3.9.4 Step-4

The boot program jumps to the programming routine (a) in the on-chip RAM to erase the flash block containing old application program codes. The Block Erase or Chip Erase command is be used.

22.3.9.5 Step-5

The boot program executes the programming routine (a) to download new application program codes from the host and programs it into the erased flash area. When the programming is complete, the writing or erase protection of that flash area in the user's program must be set.

In the example below, new program code comes from the same host via the same SIO0 channel as for the programming routine. However, once the programming routine has begun to execute, it is free to change the transfer path and the source of the transfer. Create a hardware board and programming routine to suit your particular needs.

22.3.9.6 Step-6

When programming of Flash memory is complete, power off the board and disconnect the cable leading from the host to the target board. Turn on the power again so that the device re-boots in the singlechip (Normal) mode to execute the new program.

22.4 Programming in the User Boot Mode

A user Boot mode is to use flash memory programming routine defined by users. It is used when the data transfer buses for flash memory program code on the user application is different from the serial I/O. It operates in the single chip mode; therefore, a switch from normal mode in which user application is activated in the use boot mode to the user boot mode for programming flash is required. Specifically, add a mode judgment routine to the reset service routine in the user application program.

The condition to switch the modes needs to be set according to the user's system setup condition. Also, a flash memory programming routine that the user uniquely makes up needs to be set in the new application. This routine is used for programming after being switched to the user boot mode. The data in built-in Flash memory cannot be read out during erase/reprogramming mode. Thus, reprogramming routine must be take place while it is stored in the area outside of Flash memory area. Once re-programming is complete, it is recommended to protect relevant flash blocks from accidental reprogramming. Be sure not to generate interrupt/fault except reset to avoid abnormal termination during the user boot mode.

Taking examples from two cases such as the method that reprogramming routine stored in Flash memory (1-A) and transferred from the external device (1-B), the following section explains the procedure. For a detail of the program/erase to Flash memory, refer to ["22.2 Detail of Flash Memory".](#page-560-0)

22.4.1 (1-A) Procedure that a Programming Routine Stored in Flash memory

22.4.1.1 Step-1

A user determines the conditions (e.g., pin status) to enter the user boot mode and the I/O bus to be used to transfer data. Then suitable circuit design and program are created. Before installing the device on a printed circuit board, write the following three program routines into an arbitrary flash block using programming equipment such as a flash writer.

 (a) Mode determination routine: A program to determine to switch to user boot mode or not (b) Flash programming routine: A program to download new program from the host controller and re-program Flash memory

(c) Copy routine: A program to copy the data described in (a) to the built-in RAM or external memory device

22.4.1.2 Step-2

This section explains the case that a programming routine storied in the reset routine. First, the reset routine determines to enter the user boot mode. If mode switching conditions are met, the device enters the user boot mode to reprogram data.

22.4.1.3 Step-3

Once the device enters the user boot mode, execute the copy routine (C) to download the flash programming routine (b) from the host controller to the built-in RAM .

22.4.1.4 Step-4

Jump to the the reprogramming routine in the built-in RAM to release the write/erase protection for the old application program, and to erase a flash in block unit.

22.4.1.5 Step-5

Continue to execute the flash programming routine to download new program data from the host controller and program it into the erased flash block. When the programming is complete, the write/erase protection of that flash block in the user program area must be set.

22.4.1.6 Step-6

Set RESET to "0". Upon reset, Flash memory is set to the normal mode. After reset, the CPU will start along with the new application program.

22.4.2 (1-B) Procedure that a Programming Routine is transferred from External Host

22.4.2.1 Step-1

A user determines the conditions (e.g., pin status) to enter the user boot mode and the I/O bus to be used to transfer data. Then suitable circuit design and program are created. Before installing the device on a printed circuit board, write the following two program routines into an arbitrary flash block using programming equipment such as a flash writer.

In addition, prepare a reprogramming routine shown below must be stored on the host controller.

(c) Reprogramming routine: A program to reprogram data

22.4.2.2 Step-2

This section explains the case that a programming routine storied in the reset routine. First, the reset routine determines to enter the user boot mode. If mode switching conditions are met, the device enters the user boot mode to reprogram data.

22.4.2.3 Step-3

Once the device enters the user boot mode, execute the transfer routine (b) to download the programming routine (c) from the host controller to the built-in RAM .

22.4.2.4 Step-4

Jump to the the reprogramming routine in the built-in RAM to release the write/erase protection for the old application program, and to erase a flash in block unit.

22.4.2.5 Step-5

Continue to execute the flash programming routine (c) to download new program data from the host controller and program it into the erased flash block. When the programming is complete, the write/erase protection of that flash block in the user program area must be set.

22.4.2.6 Step-6

Set RESET to "0". Upon reset, Flash memory is set to the normal mode. After reset, the CPU will start along with the new application program.

23. Debug Interface

23.1 Specification Overview

The TMPM375FSDMG contains the Serial Wire JTAG Debug Port (SWJ-DP) unit for interfacing with the Debug interface and the Embedded Trace Macrocell™ (ETM) unit for trace output. Trace data is output to the dedicated pins (SWV) via the on-chip Trace Port Interface Unit (TPIU).For more informarion of SWJ-DP,ETM and TPIY , please refer to the "Cortex-M3 Technical Reference Manual" issued by ARM Limited.

23.2 Features of SWJ-DP

SWJ-DP supports the two-pin Serial Wire Debug Port (SWDCK, SWDIO) and the JTAG Debug Port (TDI, TDO, TMS, TCK).

23.3 Features of ETM

ETM supports trace output from SWV.

23.4 Pin Functions

The debug interface pins can also be used as general-purpose ports. The PB3 and PB4 are shared between the JTAG debug port function and the serial wire debug port function. The PB5 is shared between the JTAG debug port function and the SWV trace output function.

SWJ-DP	Name of		JTAG debug function	SW debug		
Pin name	port	1/O	Description 1/O		Description	
TMS/SWDIO	PB ₃	Input	JTAG Test Mode Selection	1/O	Serial Wire Data Input/Output	
TCK/SWCLK	PB4	Input	JTAG Test Check	Input	Serial Wire Clock	
TDO/SWV	PB ₅	Output	JTAG Test Data Output	(Input) (Note1)	(Serial Wire Viewer Output)	
TDI	PB ₆	Input	JTAG Test Data Input			

Table 23-1 SWJ-DP, ETM function

Note:In case of enabling SWV function

After reset, the PB3, PB4, PB5 and PB6 are configured as debug port function pins. The functions of other debug interface pins need to be programmed as required. Debug interface pins can use general purpose port that is not use debug interface.

Table 23-2 below summarizes the debug interface pin functions and related port settings after reset.

Initial	Port	Debug	Port Setting After Reset (-; No register)					
Setting	(Bit name)	Function	Function (PBFR)	Input (PBIE)	Output (PBCR)	Open Drain (PBOD)	Pull-up (PBPUP)	Pull- down (PBPDN)
DEBUG	PB ₃	TMS/SWDIO				Ω		0
DEBUG	PB4	TCK/SWCLK			0	Ω	Ω	
DEBUG	PB ₅	TDO/SWV		Ω		Ω	⁰	O
DEBUG	PB ₆	TDI			0	Ω		

Table 23-2 Debug interface pins and port setting after reset

When using a low power consumption mode, take note of the following points.

- Note 1: If PB3 and PB5 are configured as debug function pins, output continues to be enabled even in STOP mode regardless of the setting of the CGSTBYCR<DRVE>.
- Note 2: If PB4 is configured as a debug function pin, it prevents a low power consumption mode from being fully effective. Configure PB4 to function as a general-purpose port if the debug function is not used.

23.5 Connection with a Debug Tool

23.5.1 How to connect

For how to connect a debug tool, refer to the method recommended by each manufacture.Debug interface pins have pull-up or pull-down register. When connect with pull-up or pull-down riggers, be sure their settings.

23.5.2 When use general purpose port

When debugging, do not change setting debug interface to general purpose port by program. Then, MCU will be unable to control signals received from the debugging tools and can not continue debugging. According to the usage of the debug interface pins, be sure their setting.

	Using Debug Interface (O:Enable, -: Disable)					
Usage	TDI	TDO/SWV	TCK/ SWCLK	TMS/ SWDIO		
JTAG+SW (After RESET)	Ω	∩	Ω			
JTAG+SW (non TRST)	Ω		Ω			
JTAG+TRACE	Ω		∩			
SW			റ			
SW+SWV		∩	∩			
Disable Debug function						

Table 23-3 Debug Interface

23.6 Peripherals operation during HALT mode

When Break during debugging, Cortex-M3 CPU core going into HALT mode. Watch dog timer (WDT) is stopped counting automatically. And 16bit timer/counter can specify the status (continue operating or stop) in HALT mode. Other peripherals are continue operating.

24. Port Section Equivalent Circuit Schematic

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The input protection resistance ranges from several tens of Ω to several hundreds of Ω . Feedback resistor and Damping resistorare shown with a typical value.

24.1 PB3 to 6, PE0 to 2, PG0 to 6

24.2 PJ6 to 7, PK0 to 1

24.3 PF0

24.4 PM0 to 1

24.5 X1, X2

24.6 RESET

24.7 MODE

(Note)MODE pin is fixed to GND.

24.8 VREFHB, VREFLB

24.9 VOUT15, VOUT3

TOSHIBA

25. Electrical Characteristics

25.1 Absolute Maximum Ratings

Note:**Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.**

Note:**VDD = DVDD5B / AVDD5B / AMPVDD5**

25.2 DC Electrical Characteristics (1/2)

DVSS = DVSSB = AVSSB = 0V, Ta = −40 to 105 °C

Note 1: Ta = 25 °C, DVDD5B = AVDD5B = 5V, unless otherwise noted.

Note 2: The same voltage must be supplied to DVDD5B and AVDD5B.

Note 3: VOUT15 and VOUT3 pin should be connected to GND via same value of capacitance. The IC outside can not have the power supply from VOUT15 and VOUT3.

Note 4: VDD = DVDD5B = AVDD5B

Note 5: It is a voltage range in the case of Power-on or Power-off (when VLTD disabled). In the range whose Power-line is 3.9V ≤ VDD < 4.5V, does not guarantee a 12-bit A/D converter and AC electrical Characteristics.

25.3 DC Electrical Characteristics (2/2)

DVDD5B = AVDD5B / VREFHB = 4.5 V to 5.5 V

Note 1: Ta = 25 °C, DVDD5B = AVDD5B = 5V, unless otherwise noted.

Note 2: I_{DD} NORMAL: All functions operates excluding A/D and Op-amp.

Note 3: I_{DD} IDLE : All peripheral functions stopped.

25.4 12-bit ADC Electrical Characteristics

Note:1LSB = (AVDD − AVSS)/4096 [V]

Note:AVDD = AVDD5B, AVSS = AVSSB

Note:The characteristic is measured under the condition in which the only ADC is operating.

25.5 Op-Amps Electrical Characteristics

DVDD5B = AVDD5B / VREFHB = 4.5 V \sim 5.5 V DVSSB = AVSSB / VREFLB = 0V, Ta = −40 ~ 105 °C

Note: $AVDD = AVDD5B = 4.5$ to $5.5V$, $AVSS = AVSSB = 0V$

Note 1: Gain can be selected among ×2.5, ×3, ×3.5, ×4, ×6 and ×8 by register setting.

Note 2: Slew rate means a slant til the output of amplifier reaches AVDD-0.001×AVDD.

25.6 AC Electrical Characteristics

25.6.1 AC measurement condition

AC measurement condition

- Output levels: High = $0.8 \times VDD / Low = 0.2 \times VDD$
- ・ Input levels: Refer to low-level input voltage and high-level input voltage in DC Electrical Characteristics.
- Load capacity:CL=30pF

Note:VDD = DVDD5B = AVDD5B

25.6.2 Serial Channel Timing (SIO)

25.6.2.1 I/O Interface mode

In the table below, the letter x represents the period of the system clock (fsys). It varies depending on the programming of the clock gear function.

(1) SCLK input mode

[Data Input]

[Data Output]

Note 1: SCLK rise or fall: Measured relative to the programmed active edge of SCLK.

Note 2: A calculated value should use it the SCLK cycle of the range which is not subtracted.

Note 3: t_{OSS} shows the minimum which is not subtracted.

(2) SCLK Output mode

[Data Input]

Figure 25-1 Serial channel timing(SIO)

25.6.3 Serial Bus Interface (I2C/SIO)

25.6.3.1 I2C Mode

In the table below, the letter x represents the I2C operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

n denotes the value of n programmed into the SCK (SCL output frequency select) field in the SBIxCR.

- Note 1: SCL clock Low width (output) = $(2^{n-1} + 58)/x$
- Note 2: SCL clock High width (output) = $(2^{n-1} + 14)/x$

On I2C-bus specification, Maximum Speed of Standard Mode is 100kHz, Fast mode is 400kHz. Internal SCL Frequency setting should comply with Note1 & Note2 shown above.

- Note 3: The output data hold time is equal to 4x of internal SCL.
- Note 4: The Philips I2C-bus specification states that a device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. However, this SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling edges; therefore, the equipment manufacturer should design so that the input data hold time shown in the table is satisfied, including tr/tf of the SCL and SDA lines.
- Note 5: Software -dependent
- Note 6: The Philips I2C-bus specification instructs that if the power supply to a Fast-mode device is switched off, the SDA and SCL I/O pins must be floating so that they don't obstruct the bus lines. However, this SBI does not satisfy this requirement.

Figure 25-2 Serial Bus timing (I2C)

25.6.3.2 Clock-Synchronous 8-Bit SIO mode

In the table below, the letter x represents the I2C/SIO operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

(1) SCK Input Mode (SCK signal with a 50% duty cycle)

Note:Keep this value positive by adjusting SCK cycle.

(2) SCK Output Mode (SCK signal with a 50% duty cycle)

Figure 25-3 Serial Bus timing (SIO)

25.6.4 Event Counter

In the table below, the letter x represents the TMRB operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

25.6.5 Capture

In the table below, the letter x represents the TMRB operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

25.6.6 External Interrupt

In the table below, the letter x represents the fsys cycle time.

1. Except STOP release interrupts

2. STOP Release Interrupts

25.6.7 Debug Communication

25.6.7.1 AC measurement condition

- Output levels : High = $0.7 \times$ DVDD5, Low = $0.3 \times$ DVDD5
- \cdot Load capacitance : CL(TRACECLK) = 25pF, CL(TRACEDATA) = 20pF

25.6.7.2 SWD Interface

25.6.7.3 JTAG Interface

TOSHIBA

25.6.8 Flash Characteristics

25.6.9 On chip Oscillator

Note:Factory default value

25.6.10 External Oscillator

25.7 Oscillation Circuit

Figure 25-5 High-frequency oscillation connection

- Note 1: The load value of the oscillator is the sum of loads (C1 and C2) and the floating load of the actual assembled board. There is a possibility of operating error when using C1 and C2 values in the table below. When designing the board, design the minimum length pattern around the oscillator. We also recommend that oscillator evaluation be carried out using the actual board.
- Note 2: Do not be driven X1/X2 by external driver.

The TX03 has been evaluated by the oscillator vender below. Use this information when selecting external parts.

25.7.1 Recommended ceramic oscillator

The TX03 recommends the high-frequency oscillator by Murata Manufacturing Co., Ltd.

Please refer to the following URL for details.

http://www.murata.co.jp

26. Package Dimensions

Type : SSOP30-P-300-0.65

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/