

**Power Management IC designed for "NXP® i.MX 8M Quad"**

# **BD71837MWV Platform Design Guide**

#### <span id="page-0-0"></span>**1. Introduction**

BD71837MWV is a Power Management Integrated Circuit (PMIC) available in 68-QFN package and dedicated to the application powered by 5V input. PMIC includes eight Buck convertors, seven LDOs, one internal load switch and crystal oscillator driver for RTC clock. These functions are designed to support the specific power requirements from NXP i.MX 8M platform to achieve the required performance for cost-sensitive applications.

The below figure is the outline of the power map between PMIC and i.MX 8M SoC, showing that all voltage rails required by SoC are satisfied.

"BD71837MWV Platform Design Guide" provides the guideline for designing PCB including recommendation for the PCB layer stack up, the components placement and the PCB routings.

To reduce the risk that comes from PCB layout or parts placement, the guideline is strongly recommended to be applied to the PCB design.



Figure 1.2 The package image

Figure 1.1 The system power map





# <span id="page-3-1"></span><span id="page-3-0"></span>**2. Revision History**

Table 2.1 Revision History



# <span id="page-4-0"></span>**3. Features**

# <span id="page-4-1"></span>**3.1. Terminologies**





# <span id="page-4-2"></span>**3.2. Reference Documents**

#### Table 3.2 Reference Documents



#### <span id="page-5-0"></span>**3.3. PMIC futures**

BD71837MWV supply the power required by SoC and peripheral devices for NXP i.MX 8M platform. Once PMIC powered up, it can be controlled by I2C interface to determine the internal register settings. The followings explain the features incorporated in the IC.

# **Voltage Rails**

- 8ch low power consumption Buck Convertors with Integrated BUCK FETs
	- Buck1: 0.7V 1.3V / 10mV step (DVS),  $I_{OMAX} = 3.6A$
- Buck2: 0.7V 1.3V / 10mV step (DVS), IOMAX = 4.0A
- Buck3: 0.7V 1.3V / 10mV step (DVS), IOMAX = 2.1A
- Buck4: 0.7V 1.3V / 10mV step (DVS), IOMAX = 1.0A
- Buck5: 0.7V 1.35V / 8 steps,  $I_{OMAX} = 2.5A$
- Buck6:  $3.0V 3.3V / 100mV$  step,  $I_{OMAX} = 3.0A$
- Buck7: 1.6V 2.0V / 8 steps, IOMAX = 1.5A
- Buck8:  $0.8V 1.4V / 10mV$  step,  $l_{OMAX} = 3.0A$
- 7ch LDO Regulator
- LDO1:  $3.0V 3.3V / 1.6V 1.9V$ ,  $l_{OMAX} = 10mA$
- LDO2:  $0.9V / 0.8V$ ,  $I_{OMAX} = 10mA$
- LDO3: 1.8V 3.3V, IOMAX = 300mA
- LDO4:  $0.9V 1.8V$ ,  $I_{OMAX} = 250mA$
- LDO5:  $1.8V 3.3V$ ,  $I_{OMAX} = 300mA$
- LDO6: 0.9V 1.8V, IOMAX = 300mA
- LDO7:  $1.8V 3.3V$ ,  $I_{OMAX} = 150mA$
- 1ch Internal General Switch
- Mux Switch:  $1.8V/3.3V$ ,  $I_{OMAX} = 150mA$

#### **Serial Interface**

• I2C interface provides access to configuration registers.

#### **Crystal Oscillator Driver**

32.768kHz Crystal Oscillator Driver is included.

#### <span id="page-6-0"></span>**4. General Design Considerations**

This chapter provides general PCB design guidelines such as BD71837MWV general parts placement.

#### <span id="page-6-1"></span>**4.1. Package Dimension of BD71837MWV**



Figure 4.1 The package dimension of BD71837MWV

#### <span id="page-7-0"></span>**4.2. Pin Configuration**

The pin configuration of BD71837MWV is designed and it will result in the effective routings between PMIC and SoC, memory device and other components.



#### Figure 4.2 BD71837MWV pin configuration

Note: (\*) EXP-PAD is the power GND for PMIC so it should be soldered to GND plane.

#### <span id="page-8-0"></span>**4.3. General Stack-up Recommendations**

Type-3 and 6 layers PCB technology are used for BD71837MWV ROHM's EVM.

The following general stack-up is strongly recommended to be applied to all the routings on the PCB.

- Surface plane layers are recommended to apply 1.9 Mils thick copper.
- Internal plane layers are recommended to apply 1.2 Mils thick copper.
- It is recommended I2C signals to have the reference versus solid planes over the length of their routing and not to cross plane splits. Ground should be the ideal reference.
- The extra area in each layers should be filled with as much ground or other power rails as possible. There should not be any large free areas with no metal for each layer because of the improvement for heat dissipation. Large metal area also reduces stray resistance and inductance.

#### <span id="page-8-1"></span>**4.4. 6-layer Board Stack-up**

BD71837MWV ROHM's EVM uses Type 3 PCB technology and [Figure 4.3](#page-8-2) shows the 6-layer PCB stack-up.

<span id="page-8-2"></span>

Figure 4.3 6-layers PCB stack-up

#### <span id="page-9-0"></span>**4.5. Via Guidelines**

This section explains proper via-drill, pad, and anti-pad size.

Note:

Improper drill, pad, and anti-pad size may cause some troubles on the PCB cost, reliability, manufacturability, and electrical characteristics.

Type-3 PCB technology employs plated through-hole (PTH) vias for breakout routing. The dimension of PTH vias may vary as necessary. [Table 2.1](#page-3-1) shows the recommended via dimension used for the breakout areas of BD71837MWV. [Figure 4.4](#page-9-1) shows the image of PTH vias.







<span id="page-9-1"></span>Figure 4.4 The image of PTH vias

#### <span id="page-10-0"></span>**4.6. Placement of PTHs underneath the exposed pad**

When the distance between the edge of metal mask of the exposed pad and PTH is close, the solder may get on the resist then the PTH and exposed pad of BD71837MWV will be shorted. To avoid the soldering issue, it is highly recommended to keep the positons of PTHs away from the edge of the exposed pad by 500μm or more, and PTHs should be placed not to disrupt the current flows between each GND of the output capacitors and the exposed pad.



Figure 4.5 The clearance between PTH and the exposed pad

#### Note

The spaces for the current flows between GNDs of each output capacitor and exposed pad for PMIC PGND should be ensured. So it is recommended that the numbers of PTHs disturbing the current flows should be secured.

#### <span id="page-11-0"></span>**4.7. Outline for PCB layout**

For understanding the outline of ROHM's reference layout, the layout data for Layer 1(Top Layer) to 6 (Bottom layer) are shown in [Figure 4.6](#page-11-1) t[o Figure 4.11.](#page-16-0)

The layout is designed, supposing the position of the SoC a[s Figure 4.6.](#page-11-1)

(1st pin of SoC is positioned at lower right.)

![](_page_11_Figure_6.jpeg)

<span id="page-11-1"></span>Figure 4.6 BD71837MWV Reference Board Outline (Top Layer)

![](_page_12_Picture_2.jpeg)

Figure 4.7 BD71837MWV Reference Board Outline (Layer 2)

![](_page_13_Picture_2.jpeg)

Figure 4.8 BD71837MWV Reference Board Outline (Layer 3)

![](_page_14_Picture_2.jpeg)

Figure 4.9 BD71837MWV Reference Board Outline (Layer 4)

![](_page_15_Picture_2.jpeg)

Figure 4.10 BD71837MWV Reference Board Outline (Layer 5)

![](_page_16_Figure_2.jpeg)

<span id="page-16-0"></span>Figure 4.11 BD71837MWV Reference Board Outline (Layer 6)

#### <span id="page-17-0"></span>**5. Platform Power Delivery Guidelines**

BD71837MWV is the PMIC that incorporates single BUCK regulators, LDOs, and the internal load switch. It is essential to follow the guidelines to ensure the stable power delivery to the SoC and the system.

#### <span id="page-17-1"></span>**5.1. Platform Power Delivery**

<span id="page-17-2"></span>[Figure 5.1](#page-18-0) shows the voltages BD71837MWV provides to the SoC and other devices in the system and the information of the maximum currents for each VR are summarized i[n Table 5.1.](#page-17-2)

![](_page_17_Picture_333.jpeg)

Table 5.1 The Maximum Design Powers for BUCK convertors, LDOs, and the Load Switch

![](_page_18_Figure_2.jpeg)

<span id="page-18-0"></span>![](_page_18_Figure_3.jpeg)

#### <span id="page-19-0"></span>**5.2. General Layout Guideline**

This section explains the guideline about the layout for voltage regulators. The voltage rails with higher Iomax current especially for BUCK convertors should be carefully designed not to transmit the unwanted interference caused by switching noises to other signals with high impedance.

And IR drop caused by large switching currents often influence the violation of the stability for the input level for each buck convertor so the design for each input should be also taken care. It is highly recommended to follow the all guidelines in this section.

#### <span id="page-19-1"></span>**5.2.1. Overall Component Placement**

[Figure 5.2](#page-19-2) shows the overall parts placement. The figure shows the positions of the components needed to be put closely to PMIC. It is strongly recommended that the components controlling the higher currents like input / output capacitors and inductors are placed in priority to any other components to guarantee the stabilities of each VR.

![](_page_19_Figure_7.jpeg)

<span id="page-19-2"></span>Figure 5.2 Overall component placement example

#### <span id="page-20-0"></span>**5.2.2. Large Current Loop**

There are 2 high-pulsing current flow loops in the BUCK convertor system.

#### **Loop1**

When Tr2 turns ON, the loop starts from the input capacitor, to VIN terminal, to LX terminal, to L (inductor), to output capacitors, and then returns to the input capacitor through GND.

#### **Loop2**

When Tr1 turns ON, the loop starts from Tr1, to L (inductor), to output capacitors, and then returns to Tr1 through GND.

To reduce the noise and improve efficiency, please minimize the impedance of the each loop.

[Figure 5.3](#page-20-1) shows the current loops to be designed carefully.

![](_page_20_Figure_10.jpeg)

<span id="page-20-1"></span>Figure 5.3 BUCK Convertor Large Current Loops

As [Figure 5.4](#page-20-2) shows, the patterns which handle the heavy currents should be routed as much shortly and widely as possible to suppress the effect of the parasitic impedance coming from PCB layout, especially the node with drastic shift in current or voltage level such as VIN (input voltage) and power ground (GND). Two vias with the diameter of 300μm are used for input and GND for each input capacitor to make the impedance lower.

![](_page_20_Figure_13.jpeg)

<span id="page-20-2"></span>Figure 5.4 Example of parts placement and routings for BUCK2 at the top layer

#### <span id="page-21-0"></span>**5.2.3. Power GND**

Power ground for BUCK Converters (exposed pad) is the noisy ground because of the current loops indicated in the previous section. Thus, the power ground should take an area as large as possible to keep the impedance low and reduce the swing of ground voltage level.

#### <span id="page-21-1"></span>**5.2.4. VSYS (Power supply for BD71837MWV analog circuit)**

BUCK X\_VIN (X is 1, 2, 3… and 8) of each VR's input should be connected to VSYS plane directly to minimize the parasitic and common impedance effects.

The enough numbers of vias for input capacitors should be used and the decoupling capacitors should be placed as close to PMIC as possible. The reference layout (BD71837MWV reference layout) can be referred to for your reference.

![](_page_21_Figure_7.jpeg)

Figure 5.5 Layout for BUCK X\_VIN and VSYS

#### <span id="page-21-2"></span>**5.2.5. Other Signal Pattern Precautions**

Make sure to leave adequate space between noisy lines of voltage rail and serial interface (I2C).

#### <span id="page-21-3"></span>**5.2.6. Feedback Sense Lines**

Feedback sense lines (e.g., BUCK1\_FB, BUCK2\_FB etc.) should be routed to monitor the accurate output voltages for each voltage rail. In order to avoid the effects of IR drop and switching noise, please make sure that the feedback sense lines are independently routed from the point near output capacitors.

As the method for voltage sensing, "Local sensing" is recommended in all VRs.

In addition, these lines are interfered by noisy lines since these sense lines are high impedance nodes. Please don't route these sense lines by overlapping with or in parallel with noisy lines such as LX, SCL and SDA.

Drastic voltage shift in feedback lines result in unexpected voltage violations.

# <span id="page-22-0"></span>**5.2.7. AGND layout**

![](_page_22_Picture_3.jpeg)

Figure 5.6 Connection between Power GND and Analog GND

AGND is recommended not to be connected to PGND for PMIC (exposed pad) directly to avoid noise effect. It's better to short AGND to a GND at inner GND plane (stable GND) through PTH.

The reference layout as above can be referred to.

#### <span id="page-23-0"></span>**5.3. BUCK Convertors**

In this section, application circuits for each voltage rail are explained.

For more detail information, the document of "BD71837MWV schematic check list" can be referred to.

# <span id="page-23-1"></span>**5.3.1. BUCK1 (VDD\_SoC)**

BUCK1 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage.

This VR can dynamically change its output voltage setting using the I2C interface. BUCK1 output voltage range is from 0.7V to 1.3V by 10mV step.

# <span id="page-23-2"></span>**5.3.1.1. Schematic Example**

![](_page_23_Figure_9.jpeg)

![](_page_23_Figure_10.jpeg)

#### <span id="page-23-3"></span>**5.3.1.2. Schematic checklist**

![](_page_23_Picture_220.jpeg)

![](_page_23_Picture_221.jpeg)

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

#### <span id="page-24-0"></span>**5.3.1.3. Parts placement for each decoupling capacitor**

About the parts placement for each capacitor around BUCK1, the below reference layout can be referred to.

BUCK1\_FB should be connected to near output capacitors.

![](_page_24_Picture_5.jpeg)

Figure 5.8 BUCK1 Layout Example (Top Layer)

## <span id="page-24-1"></span>**5.3.2. BUCK2 (VDD\_ARM)**

BUCK2 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. This VR can dynamically change its output voltage setting using the I2C interface. BUCK2 output voltage range is from 0.7V to 1.3V by 10mV step.

#### <span id="page-24-2"></span>**5.3.2.1. Schematic Example**

![](_page_24_Figure_10.jpeg)

Figure 5.9 BUCK2 Schematic Example

#### <span id="page-25-0"></span>**5.3.2.2. Schematic checklist**

![](_page_25_Picture_184.jpeg)

Table 5.3 BUCK2 schematic checklist

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

#### <span id="page-25-1"></span>**5.3.2.3. Layout Example**

About the parts placement for each capacitor around BUCK2, the below reference layout can be referred to.

BUCK2\_FB should be connected to near output capacitors.

![](_page_25_Figure_9.jpeg)

Figure 5.10 BUCK2 Layout Example (Top Layer)

## <span id="page-26-0"></span>**5.3.3. BUCK3 (VDD\_GPU)**

BUCK3 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. This VR can dynamically change its output voltage setting using the I2C interface. BUCK3 output voltage range is from 0.7V to 1.3V by 10mV step.

## <span id="page-26-1"></span>**5.3.3.1. Schematic Example**

![](_page_26_Figure_5.jpeg)

![](_page_26_Figure_6.jpeg)

# <span id="page-26-2"></span>**5.3.3.2. Schematic Checklist**

![](_page_26_Picture_197.jpeg)

![](_page_26_Picture_198.jpeg)

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

# <span id="page-27-0"></span>**5.3.3.3. Layout Example**

About the parts placement for each capacitor around BUCK3, the below reference layout can be referred to. BUCK3\_FB should be connected to near output capacitors.

![](_page_27_Picture_4.jpeg)

Figure 5.12 BUCK3 Layout Example (Top Layer)

# <span id="page-28-0"></span>**5.3.4. BUCK4 (VDD\_VPU)**

BUCK4 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. This VR can dynamically change its output voltage setting using the I2C interface. BUCK4 output voltage range is from 0.7V to 1.3V by 10mV step.

#### <span id="page-28-1"></span>**5.3.4.1. Schematic Example**

![](_page_28_Figure_5.jpeg)

Figure 5.13 BUCK4 Schematic Example

## <span id="page-28-2"></span>**5.3.4.2. Schematic Checklist**

![](_page_28_Picture_192.jpeg)

![](_page_28_Picture_193.jpeg)

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

#### <span id="page-29-0"></span>**5.3.4.3. Layout Example**

About the parts placement for each capacitor around BUCK4, the below reference layout can be referred to.

BUCK4\_FB should be connected to near output capacitors.

![](_page_29_Figure_5.jpeg)

Figure 5.14 BUCK4 Layout Example (Top Layer)

#### <span id="page-29-1"></span>**5.3.5. BUCK5 (VDD\_DRAM)**

BUCK5 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. BUCK5 output voltage is programmable by the register and its range is from 0.7V to 1.35V.

# <span id="page-29-2"></span>**5.3.5.1. Schematic Example**

![](_page_29_Figure_10.jpeg)

Figure 5.15 BUCK5 Schematic Example

#### <span id="page-30-0"></span>**5.3.5.2. Schematic Checklist**

![](_page_30_Picture_137.jpeg)

Table 5.6 BUCK5 schematic checklist

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

#### <span id="page-31-0"></span>**5.3.5.3. Layout Example**

About the parts placement for each capacitor around BUCK5, the below reference layout can be referred to. BUCK5\_FB should be connected to near output capacitors.

![](_page_31_Picture_4.jpeg)

Figure 5.16 BUCK5 Layout Example (Top Layer)

#### <span id="page-31-1"></span>**5.3.6. BUCK6 (NVCC\_3P3)**

BUCK6 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. BUCK6 output voltage is programmable by the register and its range is from 3.0V to 3.3V by 100mV step.

## <span id="page-31-2"></span>**5.3.6.1. Schematic Example**

![](_page_31_Figure_9.jpeg)

Figure 5.17 BUCK6 Schematic Example

#### <span id="page-32-0"></span>**5.3.6.2. Schematic Checklist**

![](_page_32_Picture_177.jpeg)

Table 5.7 BUCK6 schematic checklist

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

# <span id="page-32-1"></span>**5.3.6.3. Layout Example**

![](_page_32_Picture_7.jpeg)

Figure 5.18 BUCK6 Layout Example (Top Layer)

# <span id="page-33-0"></span>**5.3.7. BUCK7 (NVCC\_1V8)**

VBUCK7 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. BUCK7 output voltage is programmable by the register and its range is from 1.6V to 2.0V by eight steps.

#### <span id="page-33-1"></span>**5.3.7.1. Schematic Example**

![](_page_33_Figure_5.jpeg)

Figure 5.19 BUCK7 Schematic Example

#### <span id="page-33-2"></span>**5.3.7.2. Schematic Checklist**

![](_page_33_Picture_189.jpeg)

#### Table 5.8 BUCK7 schematic checklist

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

# <span id="page-34-0"></span>**5.3.7.3. Layout Example**

About the parts placement for each capacitor around BUCK7, the below reference layout can be referred to.

BUCK7\_FB should be connected to near output capacitors.

![](_page_34_Figure_5.jpeg)

Figure 5.20 BUCK7 Layout Example (Top Layer)

#### <span id="page-35-0"></span>**5.3.8. BUCK8 (NVCC\_DRAM)**

BUCK8 is a high-efficiency buck converter which converts VSYS (2.7V to 5.5V) voltage to a regulated voltage. BUCK8 output voltage is programmable by the register and its range is from 0.8V to 1.4V by 10mV step.

# <span id="page-35-1"></span>**5.3.8.1. Schematic Example**

![](_page_35_Figure_5.jpeg)

Figure 5.21 BUCK8 Schematic Example

#### <span id="page-35-2"></span>**5.3.8.2. Schematic Checklist**

![](_page_35_Picture_202.jpeg)

Table 5.9 BUCK8 schematic checklist

Note: Some dummy pads for output capacitors should be prepared like the reference schematic for the fine tuning in the actual board.

# <span id="page-36-0"></span>**5.3.8.3. Layout Example**

About the parts placement for each capacitor around BUCK8, the below reference layout can be referred to. BUCK8\_FB should be connected to near output capacitors.

![](_page_36_Picture_4.jpeg)

Figure 5.22 BUCK8 Layout Example (Top Layer)

# <span id="page-37-0"></span>**5.4. LDOs**

# <span id="page-37-1"></span>**5.4.1. LDO1 (NVCC\_SNVS)**

VLDO1 converts VSYS (2.7V to 5.5V) voltage to a regulated voltage.

LDO1 output voltage is programmable by the register and its range is from 3.0V to 3.3V or 1.6V to 1.9V by 100mV step. LDO1 should be used as the input for DVDD and pull up voltages for IRQ\_B, RTC\_RESET\_B, WDOG\_B and I2C interface.

## <span id="page-37-2"></span>**5.4.2. LDO2 (VDD\_SNVS)**

VLDO2 converts VSYS (2.7V to 5.5V) voltage to a regulated voltage.

LDO2 output voltage is programmable and can be selected between 0.8V and 0.9V by the register.

## <span id="page-37-3"></span>**5.4.3. LDO3 (VDDA\_1P8/VDDA\_DRAM)**

VLDO3 converts VSYS (2.7V to 5.5V) voltage to a regulated voltage when BUCK6 is OFF. After BUCK6 is ON, the input source will be changed from VSYS to BUCK6 automatically. LDO3 output voltage is programmable and its voltage range is from 1.8V to 3.3V by 100mV step.

# <span id="page-37-4"></span>**5.4.4. LDO4 (VDDA\_0P9)**

VLDO4 converts VSYS (2.7V to 5.5V) voltage to a regulated voltage when BUCK7 is OFF. After BUCK7 is ON, the input source will be changed from VSYS to BUCK7 automatically. LDO4 output voltage is programmable and its voltage range is from 0.9V to 1.8V by 100mV step.

# <span id="page-37-5"></span>**5.4.5. LDO5 (1P8\_PHY)**

VLDO5 converts BUCK6 voltage to the regulated voltage. LDO5 output voltage is programmable and its voltage range is from 1.8V to 3.3V by 100mV step.

# <span id="page-37-6"></span>**5.4.6. LDO6 (0P9\_PHY)**

VLDO6 converts BUCK7 voltage to the regulated voltage. LDO6 output voltage is programmable and its voltage range is from 0.9V to 1.8V by 100mV step.

# <span id="page-37-7"></span>**5.4.7. LDO7 (3P3\_PHY)**

VLDO7 converts VSYS (2.7V to 5.5V) voltage to the regulated voltage.

LDO7 output voltage is programmable and its voltage range is from 0.9V to 1.8V by 100mV step.

## <span id="page-38-0"></span>**5.4.8. Schematic Examples**

![](_page_38_Figure_3.jpeg)

Figure 5.23 LDO1 to 7 Schematic Example

#### <span id="page-38-1"></span>**5.4.8.1. Schematic Checklist**

Table 5.10 LDO1-7 schematic checklist

<b>Pin Names</b>	Dir.	Notes (Unit of parts size : mm)	<b>Check</b>
LDO1 (NVCC_SNVS) : Vout = 3.0V-3.3V / 1.6V-1.9V, lomax=10mA			
LDO <sub>1</sub>	$\Omega$	As the output capacitor, use one $1\mu F$ capacitor. Select the output capacitors within the capacitance range defined in the datasheet of BD71837MWV. <the below.="" capacitor="" is="" of="" part="" recommended="" shown=""></the>	
		A.JMK105BJ105MV-F, size:1005, capacitance: 1.0µF, tolerance:6.3V	
LDO2 (VDD_SNVS) : Vout = 0.9V / 0.8V, lomax=10mA			
LDO <sub>2</sub>	$\Omega$	As the output capacitor, use one $1\mu$ F capacitor. Select the output capacitors within the capacitance range defined in the datasheet of BD71837MWV. <the below.="" capacitor="" is="" of="" part="" recommended="" shown=""></the>	
		A.JMK105BJ105MV-F, size:1005, capacitance: 1.0µF, tolerance: 6.3V	
LDO3 (VDDA_DRAM) : Vout = 1.8V - 3.3V, lomax=300mA			
LDO <sub>3</sub>	O	As the output capacitor, use one 2.2µF capacitor. Select the output capacitors within the capacitance range defined in the datasheet of BD71837MWV.	
		<the below.="" capacitor="" is="" of="" part="" recommended="" shown=""> A.JMK105BJ225MV-F, size:1005, capacitance: 2.2µF, tolerance:6.3V</the>	

![](_page_39_Picture_243.jpeg)

#### <span id="page-40-0"></span>**5.5. Load SW**

## <span id="page-40-1"></span>**5.5.1. MUXSW (NVCC\_SD2)**

VMUXSW is the internal load switch for SD card power.

MUXSW output voltage supports 1.8V and 3.3V which are determined by the setting of SD\_VSELECT.

## <span id="page-40-2"></span>**5.5.1.1. Schematic Examples**

![](_page_40_Figure_7.jpeg)

Figure 5.24 MUXSW Schematic Example

# <span id="page-40-3"></span>**5.5.1.2. Schematic Checklist**

![](_page_40_Picture_172.jpeg)

![](_page_40_Picture_173.jpeg)

Note: According to the setting of SD\_VSELECT by SoC, the output of MUXSW is determined.

When SD\_VSELECT = 0V, "3.3V mode" is selected and VIN\_3P3 is used as the input.

When SD\_VSELECT = DVDD, "1.8V mode" is selected and VIN\_1P8\_2 is used as the input.

#### <span id="page-41-0"></span>**5.6. Crystal Oscillator Driver**

## <span id="page-41-1"></span>**5.6.1. XIN / XOUT / C32K\_OUT**

BD71837MWV has the crystal oscillator driver for 32.768 kHz for RTC in SoC internally.

The external load capacitors of C49 and C50 shown in the Figure 5.25 are set to 18pF and this value was determined after fine tuning the specific parameters for the crystal of ST3215SB32768H5HPWAA (Load capacitance is 12.5pF) together with ROHM's evaluation board.

So it is ideal to confirm the valid capacitance value supported by the crystal supplier finely since the peripheral environment around the crystal including the crystal part number itself should be different from the condition in ROHM's evaluation.

#### <span id="page-41-2"></span>**5.6.1.1. Schematic Examples**

![](_page_41_Figure_8.jpeg)

Figure 5.25 Crystal Oscillator Driver Schematic Example

## <span id="page-41-3"></span>**5.6.1.2. Schematic Checklist**

![](_page_41_Picture_189.jpeg)

![](_page_41_Picture_190.jpeg)

Note: As the crystal oscillator for RTC clock circuit, 32.768 kHz and 12.5pF (KYOCERA) is used together with BD71837MWV evaluation board.

It is recommended to tune the load capacitance finely in the actual set to guarantee the stable oscillation.

<The recommended part of capacitor is shown below.>

A. ST3215SB32768H5HPWAA, size:3215, Load capacitance: 12.5pF

# <span id="page-42-0"></span>**5.6.1.3. Layout Example**

Crystal oscillator driver circuit is extremely sensitive to external environment like parasitic capacitance due to the long wirings for XIN and XOUT. So it is recommended to position the Crystal oscillator part near PMIC to shorten the length of the wirings.

![](_page_42_Picture_4.jpeg)

Figure 5.26 XIN / XOUT Layout Example (Top Layer)

#### <span id="page-43-0"></span>**5.7. Interfaces**

I2C interface is selected for the communication between PMIC and SoC.

# <span id="page-43-1"></span>**5.7.1. I2C**

Table 5.13 Schematic checklist of I2C

![](_page_43_Picture_190.jpeg)

Note: Recommended to use LDO1 (NVCC\_SNVS) as power source for DVDD.

If DVDD is not used as the pull up voltage for SCL and SDA, it's recommended to use NVCC\_I2C in SoC as the pull up voltage.

#### <span id="page-44-0"></span>**5.7.2. System Control – Reset, Power, and Control Signals**

![](_page_44_Picture_353.jpeg)

Table 5.14 Schematic checklist of System Control – Reset, Power, and Control Signals

Note1: The source for pull up should be BUCK6 to avoid a leakage current. POR\_B keeps L level until PMIC\_ON\_REQ is issued by SoC and POR\_B is de- asserted during the power sequence.

Note2: If the power source for NVCC\_GPIO1 in SoC is different from the voltage of DVDD in PMIC, the pull up voltage is set to NVCC\_GPIO1.

Note3: If DVDD is different from the voltage of NVCC\_SNVS in SoC, the pull up voltage is set to NVCC\_SNVS.

Note4: This signal comes from SoC so the signal voltage level depends on the power source for NVCC\_SNVS.

Note5: The voltage level depends on the power source for NVCC\_GPIO1 which is the power source for GPIO in SoC.

#### <span id="page-45-0"></span>**5.7.3. MISC**

![](_page_45_Picture_86.jpeg)

![](_page_45_Picture_87.jpeg)

Note: The package has one pad at bottom and four corner pads to fix the position of the part.

These pads are shorted internally and it is recommended to solder these pads to the board.

![](_page_46_Picture_200.jpeg)

![](_page_46_Picture_2.jpeg)

Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

# ROHM Customer Support System

http://www.rohm.com/contact/