

Technical documentation



Support & training



OPA2863A SBOSA95B – MAY 2022 – REVISED DECEMBER 2022


# OPAx863A High-Precision, 105-MHz, Rail-to-Rail Input and Output Amplifier

## 1 Features

- Gain-bandwidth product: 50-MHz
- High precision
  - Input offset voltage: 95-µV (maximum)
  - Offset drift: 1.2-µV/°C (maximum)
- Low power
  - Quiescent current: 800-µA/ch (typical)
  - Supply voltage: 2.7-V to 12.6-V
- Input voltage noise: 6.3-nV/√Hz
- Slew rate: 100-V/µs
- Rail-to-rail input and output
- HD<sub>2</sub>/HD<sub>3</sub>: –129 dBc/–138 dBc at 20 kHz (2-V<sub>PP</sub>)
- Operating temperature range: –40°C to +125°C
- Additional features:
  - Overload power limit
  - Output short-circuit protection

## 2 Applications

- Low-power SAR and ΔΣ ADC driver
- ADC reference buffer
- Low-side current sensing
- Photodiode TIA interface
- Inductive sensing
- Battery-powered instrumentation
- Gain and active filter stages



**OPAx863A as Precision SAR ADC Input Driver** 

## **3 Description**

The OPAx863A devices are low-power, unity-gain stable, rail-to-rail input and output, voltage-feedback operational amplifiers, trimmed in package to offer high precision performance with maximum input offset voltage of 95- $\mu$ V and offset drift of 1.2- $\mu$ V/°C for high accuracy measurements over temperature.

Consuming only 800- $\mu$ A per channel, the OPAx863A devices offer a gain-bandwidth product of 50-MHz, slew rate of 100-V/ $\mu$ s with a voltage noise density of 6.3-nV/ $\sqrt{Hz}$ . The rail-to-rail input stage with 2.7-V supply operation is useful in portable battery powered applications. The rail-to-rail input stage is well matched for gain-bandwidth product and noise across the full input common-mode voltage range, enabling superior performance with wide-input dynamic range.


The OPAx863A devices include overload power limiting to limit the increase in  $I_Q$  with saturated outputs, thereby preventing excessive power dissipation in power conscious battery-operated systems. The output stage is short-circuit protected, making it conducive to ruggedized environments.

#### Package Information<sup>(1)(3)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA863A	DBV (SOT23, 5) <sup>(2)</sup>	2.90 mm × 1.60 mm
OPA2863A	DSN (USON, 10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

- (2) Preview packages.
- (3) See the Device Comparision Table



Precision Performance with Low Input Offset Voltage Drift





## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Device Comparison Table	3
6 Pin Configuration and Functions	3
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	5
7.3 Recommended Operating Conditions	
7.4 Thermal Information	<mark>5</mark>
7.5 Electrical Characteristics: V <sub>S</sub> = ±5 V	6
7.6 Electrical Characteristics: V <sub>S</sub> = 3 V	8
7.7 Typical Characteristics: V <sub>S</sub> = ±5 V	10
7.8 Typical Characteristics: V <sub>S</sub> = 3 V	15
7.9 Typical Characteristics: V <sub>S</sub> = 3 V to 10 V	17
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram	

	8.3 Feature Description	.20
	8.4 Device Functional Modes	
9	Application and Implementation	
	9.1 Application Information	
	9.2 Typical Applications	
1(	0 Power Supply Recommendations	.24
	1 Layout	
	11.1 Layout Guidelines	
	11.2 Layout Example	
12	2 Device and Documentation Support	
	12.1 Documentation Support	
	12.2 Receiving Notification of Documentation Updates.	
	12.3 Support Resources	26
	12.4 Trademarks	
	12.5 Electrostatic Discharge Caution	.26
	12.6 Glossary	
1:	3 Mechanical, Packaging, and Orderable	
	Information	26

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision A (December 2022) to Revision B (December 2022)	Page
• Changed the description for the PD1 and PD2 pins from: <i>high/floating</i> = <i>enabled</i> to: <i>high</i> = <i>enabled</i> to:	bled3
Changes from Revision * (May 2022) to Revision A (December 2022)	Page



## **5** Device Comparison Table

DEVICE	±V <sub>S</sub> (V)	I <sub>Q</sub> / CHANNEL (mA)	GBWP (MHz)	SLEW RATE (V/µs)	VOLTAGE NOISE (nV/√ Hz)	AMPLIFIER DESCRIPTION
OPAx863A	±6.3	0.80	50	100	6.3	Unity-gain stable RRIO Bipolar Amplifier
LMH6643	±6.4	2.7	65	130	17	Unity-gain stable NRI/RRO Bipolar Amplifier
OPAx810	±13.5	3.6	70	200	6.3	Unity-gain stable RRIO FET-Input Amplifier
OPAx837	±2.7	0.6	50	105	4.7	Unity-gain stable NRI/RRO Bipolar Amplifier
OPAx607	±2.75	0.9	50	24	3.8	Decompensated Gain of 6 V/V stable CMOS Amplifier

## **6** Pin Configuration and Functions




#### Figure 6-1. OPA863A DBV Package (Preview), 5-Pin SOT-23 (Top View)

#### Table 6-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.		DESCRIPTION	
PD		1	Power down. Low = disabled, high = enabled	
VIN+	3	I	Noninverting input pin	
VIN-	4	I	Inverting input pin	
VOUT	1	0	Output pin	
VS-	2	Р	Negative power-supply pin	
VS+	5	Р	Positive power-supply pin	

(1) I = input, O = output, and P = power.





#### Figure 6-2. OPA2863A DSN Package, 10-Pin USON with Exposed Power Pad (Top View)

### Table 6-2. Pin Functions

Ρ			DESCRIPTION		
NAME NO.		ITPE	DESCRIPTION		
PD1     5     I     Amplifier 1 power down. Low = disabled, high = enabled		1	Amplifier 1 power down. Low = disabled, high = enabled		
PD2	6	I	Amplifier 2 power down. Low = disabled, high = enabled		
VIN1–	2	I	Amplifier 1 inverting input pin		
VIN1+	3	I	Amplifier 1 noninverting input pin		
VIN2-	8	I	Amplifier 2 inverting input pin		
VIN2+	7	I	Amplifier 2 noninverting input pin		
VOUT1	1	0	Amplifier 1 output pin		
VOUT2	9	0	Amplifier 2 output pin		
VS-	4	Р	Negative power-supply pin		
VS+	10	Р	Positive power-supply pin		
Power Pad	-	_	Power pad. Electrically isolated from the device. Recommended connection to a heat spreading plane, typically GND.		

(1) I = input, O = output, and P = power.



## **7** Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V to V	Supply voltage		13	V
$V_{S-}$ to $V_{S+}$	Supply turn-on/off maximum dV/dt		1	V/µs
VI	Input voltage	V <sub>S-</sub> -0.5	V <sub>S+</sub> + 0.5	V
V <sub>ID</sub>	Differential input voltage		±1	V
l <sub>l</sub>	Continuous input current <sup>(2)</sup>		±10	mA
lo	Continuous output current <sup>(3)</sup>		±30	mA
	Continuous power dissipation	See Thermal	Information	
TJ	Maximum junction temperature		150	°C
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Continuous input current limit for both the ESD diodes to supply pins and amplifier differential input clamp diode. The differential input clamp diode limits the voltage across it to 1 V with this continuous input current flowing through it.

(3) Long-term continuous current for electromigration limits.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S+</sub> - V <sub>S-</sub>	Total supply voltage	2.7	10	12.6	V
T <sub>A</sub>	Ambient temperature	-40	25	125	°C

#### 7.4 Thermal Information

		OPA2863A	
	THERMAL METRIC	DSN (USON)	UNIT
		10 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	52.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	41.7	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	25.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.6	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	25.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	8.1	°C/W



## 7.5 Electrical Characteristics: $V_S = \pm 5 V$

at G = 1 V/V,  $R_F = 0 \Omega$  for G = 1 V/V, otherwise  $R_F = 1 k\Omega$  for other gains,  $C_L = 1 pF$ ,  $R_L = 2 k\Omega$  referenced to mid-supply, input and output common-mode is at mid-supply, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE					
SSBW	Small-signal bandwidth	V <sub>OUT</sub> = 20 mV <sub>PP</sub> , G = 1		105		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		14		MHz
	Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 20 mV <sub>PP</sub>		15		MHz
SR	Slew rate	V <sub>OUT</sub> = 2–V step		100		V/µs
	Rise, fall time	V <sub>OUT</sub> = 200–mV step		9		ns
	Settling time to 0.1%	V <sub>OUT</sub> = 2–V step		50		ns
	Settling time to 0.01%	V <sub>OUT</sub> = 2–V step		70		ns
	Overshoot/undershoot	V <sub>OUT</sub> = 2–V step		1		%
	Overdrive recovery time	G = -1, 0.5 V overdrive beyond supplies		70		ns
	Overdrive recovery time	G = 1, 0.5 V overdrive beyond supplies		90		ns
HD2	Second-order harmonic distortion			-129		
HD3	Third-order harmonic distortion	f = 20 kHz, V <sub>OUT</sub> = 2 V <sub>PP</sub>		-138		dBc
HD2	Second-order harmonic distortion			-107		
HD3	Third-order harmonic distortion	f = 100 kHz, V <sub>OUT</sub> = 2 V <sub>PP</sub>		-125		dBc
e <sub>N</sub>	Input voltage noise			6.3		nV/√Hz
i <sub>N</sub>	Input current noise			0.5		pA/√Hz
	Closed-loop output impedance	f = 1 MHz		0.2		Ω
	Channel-to-channel crosstalk	$f = 1 MHz$ , $V_{OUT} = 2 V_{PP}$		-120		dBc
DC PER	FORMANCE					
A <sub>OL</sub>	Open-loop voltage gain	V <sub>OUT</sub> = ±2.5 V	110	128		dB
V <sub>OS</sub>	Input-referred offset voltage		-95	±10	95	μV
.03	Input offset voltage drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	-1.2	±0.3	1.2	μV/°C
	·····	T <sub>A</sub> ≅ 25°C		0.3	0.73	P
	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$			1.2	μA
		$T_{A} = -40^{\circ} \text{C to} + 125^{\circ} \text{C}$			1.6	μ
	Input bias current drift	$T_{A} = -40^{\circ} \text{C to} + 125^{\circ} \text{C}$		±3	1.0	nA/°C
	Input offset current	1 <sub>A</sub>	-30	±10	30	nA
INPUT	input onset current		-00	10	00	ПА
	Input common-mode voltage range		V <sub>S-</sub> -0.2		V <sub>S+</sub> +0.2	V
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2 \text{ V to } V_{S+} - 1.6 \text{ V}$	95	120	VS++0.2	dB
OWNER	Input impedance common-mode	VCM-VS0.2 V 10 VS+ - 1.0 V	55	650    0.8		MΩ    pF
	Input impedance differential mode			200    0.5		kΩ    pF
Ουτρυι	• •			200    0.5		K32    pi
001101	•	T <sub>A</sub> ≅ 25°C		V <sub>S-</sub> +0.14	V +0.2	
V <sub>OL</sub>	Output voltage, low				V <sub>S</sub> +0.2	V
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ $T_A \cong 25^{\circ}C$	V- 00	V <sub>S</sub> _+0.15	V <sub>S-</sub> +0.22	
V <sub>ОН</sub>	Output voltage, high	$T_{A} = 25 \text{ C}$ $T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	V <sub>S+</sub> -0.2	V <sub>S+</sub> -0.14		V
			V <sub>S+</sub> 0.2	V <sub>S+</sub> 0.15		
	Linear output drive (sourcing/ sinking)	$V_{OUT}$ = ±2.5 V, $\Delta V_{OS}$ < 1 mV <sup>(2)</sup>	23	30		mA
	Short-circuit current			45		mA
	SUPPLY	1				



## 7.5 Electrical Characteristics: $V_S = \pm 5 V$ (continued)

at G = 1 V/V,  $R_F = 0 \Omega$  for G = 1 V/V, otherwise  $R_F = 1 k\Omega$  for other gains,  $C_L = 1 pF$ ,  $R_L = 2 k\Omega$  referenced to mid-supply, input and output common-mode is at mid-supply, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
1	Quiescent current per amplifier	T <sub>A</sub> ≈25°C		800	925		
lQ	Quiescent current per ampliner	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1040	μA	
PSRR	Power-supply rejection ratio	$\Delta V_{\rm S} = \pm 2 \ V^{(1)}$	100	120		dB	
POWER	DOWN						
	Enable voltage threshold	Specified <i>on</i> above V <sub>S+</sub> –0.5 V			4.5	V	
	Disable voltage threshold	Specified off below V <sub>S+</sub> -1.5 V	3.5			V	
	Power-down quiescent current per	V <sub>PD</sub> ≤ V <sub>S+</sub> −1.5 V		11	28	A	
	channel	$V_{\overline{PD}} \le V_{S^+} - 1.5 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			35	μA	
	Power-down pin bias current			1	2.5	μA	
	Turn-on time delay			8		μs	
	Turn-off time delay			3.5		μs	
AUXILIA	ARY INPUT STAGE						
	Gain-bandwidth product			50		MHz	
	Input voltage noise			6.3		nV/√Hz	
	Input current noise			0.5		pA/√Hz	
	Input-referred offset voltage		-95	±10	95	μV	
		T <sub>A</sub> ≅ 25°C		0.2	0.6	A	
	Input bias current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			1.3	μA	
	Common-mode rejection ratio	V <sub>CM</sub> = 4.1 V to 5.2 V		120		dB	
	Power supply rejection ratio	$\Delta V_{\rm S} = \pm 0.6 \text{ V}$		120		dB	

(1) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

(2) Change in input offset voltage from no-load condition.



## 7.6 Electrical Characteristics: V<sub>S</sub> = 3 V

at G = 1,  $R_F = 0 \Omega$  for G =1 V/V, otherwise  $R_F = 1 k\Omega$  for other gains,  $C_L = 1 pF$ ,  $R_L = 2 k\Omega$  connected to 1 V, input and output V<sub>CM</sub> = 1 V, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
AC PER	FORMANCE						
SSBW	Small-signal bandwidth	V <sub>OUT</sub> = 20 mV <sub>PP</sub> , G = 1		85		MHz	
GBWP	Gain-bandwidth product			50		MHz	
LSBW	Large-signal bandwidth	V <sub>OUT</sub> = 1 V <sub>PP</sub>		23		MHz	
	Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 20 mV <sub>PP</sub>		10		MHz	
SR	Slew rate	V <sub>OUT</sub> = 1–V step		53		V/µs	
	Rise, fall time	V <sub>OUT</sub> = 200–mV step		10		ns	
	Settling time to 0.1%			58			
	Settling time to 0.01%	V <sub>OUT</sub> = 1–V step		90		ns	
	Overshoot			2		0/	
	Undershoot	V <sub>OUT</sub> = 1–V step		16		%	
	Overdrive recovery time	G = -1, 0.5V overdrive beyond supplies		85		ns	
	Overdrive recovery time	G = 1, 0.5V overdrive beyond supplies		130		ns	
HD2	Second-order harmonic distortion			-123			
HD3	Third-order harmonic distortion	f = 20 kHz, V <sub>OUT</sub> = 1 V <sub>PP</sub>		-132		dBc	
HD2	Second-order harmonic distortion			-109			
HD3	Third-order harmonic distortion	f = 100 kHz, V <sub>OUT</sub> = 1 V <sub>PP</sub>		-129		dBc	
e <sub>N</sub>	Input voltage noise			6.3		nV/√Hz	
i <sub>N</sub>	Input current noise			0.5		pA/√ <del>Hz</del>	
	Closed-loop output impedance	f = 1 MHz		0.2		Ω	
	Channel-to-channel crosstalk	f = 1 MHz, V <sub>OUT</sub> = 1 V <sub>PP</sub>		-120		dBc	
DC PER	FORMANCE						
A <sub>OL</sub>	Open-loop voltage gain	V <sub>OUT</sub> = 1 V to 2 V	104	123		dB	
V <sub>OS</sub>	Input-referred offset voltage		-95	±10	95	μV	
	Input offset voltage drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	-1.2	±0.3	1.2	μV/°C	
		T <sub>A</sub> ≅ 25°C		0.3	0.73		
	Input bias current	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			1.2	μA	
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1.56		
	Input bias current drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±3		nA/°C	
	Input offset current		-30	±10	30	nA	
INPUT							
	Input common-mode voltage range		V <sub>S-</sub> -0.2		V <sub>S+</sub> +0.2	V	
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2 \text{ V to } V_{S+} - 1.6 \text{ V}$	92	115		dB	
	Input impedance common-mode			360    0.9		MΩ    pF	
	Input impedance differential mode			200    0.5		kΩ    pF	
OUTPU	г						
V	Output voltage, low	T <sub>A</sub> ≅ 25°C		V <sub>S-</sub> + 0.13	V <sub>S-</sub> + 0.15	V	
V <sub>OL</sub>	Ouput voltage, low	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		V <sub>S-</sub> + 0.13	V <sub>S-</sub> + 0.16		
Maria	Output voltage, high	T <sub>A</sub> ≅ 25°C	V <sub>S+</sub> -0.15 V <sub>S+</sub> -0.13				
V <sub>OH</sub>		$T_A = -40^{\circ}C$ to $+125^{\circ}C$	V <sub>S+</sub> -0.15	V <sub>S+</sub> -0.13		- V	
	Linear output drive (sourcing/ sinking)	$V_{OUT}$ = ±0.7 V, $\Delta V_{OS}$ < 1 mV <sup>(2)</sup>	23	33		mA	
	Short-circuit current			45		mA	



## 7.6 Electrical Characteristics: V<sub>S</sub> = 3 V (continued)

at G = 1, R<sub>F</sub> = 0  $\Omega$  for G =1 V/V, otherwise R<sub>F</sub> = 1 k $\Omega$  for other gains, C<sub>L</sub> = 1 pF, R<sub>L</sub> = 2 k $\Omega$  connected to 1 V, input and output V<sub>CM</sub> = 1 V, and T<sub>A</sub>  $\cong$  25°C (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUPPLY							
		T <sub>A</sub> ≈25°C		770	890		
l <sub>Q</sub>	Quiescent current per amplifier	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			995	μA	
PSRR	Power-supply rejection ratio	$\Delta V_{\rm S} = \pm 1 \ V^{(1)}$	100	120		dB	
POWER	DOWN	· · ·					
	Enable voltage threshold	Specified <i>on</i> above V <sub>S+</sub> – 0.5 V			2.5	V	
	Disable voltage threshold	Specified off below V <sub>S+</sub> – 1.5 V	1.5			V	
	Power-down quiescent current per	$V_{\overline{PD}} \le V_{S^+} - 1.5 V$		8.5	20		
	channel	$V_{\overline{PD}} \le V_{S+} - 1.5 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			30	μA	
	Power-down pin bias current			1	2.5	μA	
	Turn-on time delay			8		μs	
	Turn-off time delay			3.5		μs	
AUXILIA	ARY INPUT STAGE	· · ·					
	Gain-bandwidth product			50		MHz	
	Input voltage noise			6.3		nV/√Hz	
	Input current noise			0.5		pA/√Hz	
	Input-referred offset voltage		-95	±10	95	μV	
	Input bios surrent	T <sub>A</sub> ≅ 25°C		0.2	0.6		
	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1.2	μA	
	Common-mode rejection ratio	V <sub>CM</sub> = 2.1 V to 3.2 V		115		dB	
	Power supply rejection ratio	$\Delta V_{\rm S} = \pm 0.6 \text{ V}$		115		dB	


(1) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

(2) Change in input offset voltage from no-load condition.



### 7.7 Typical Characteristics: V<sub>S</sub> = ±5 V


at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong$  25°C (unless otherwise noted)





## 7.7 Typical Characteristics: $V_S = \pm 5 V$ (continued)


at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong$  25°C (unless otherwise noted)





## 7.7 Typical Characteristics: $V_S = \pm 5 V$ (continued)


at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong$  25°C (unless otherwise noted)






## 7.7 Typical Characteristics: V<sub>S</sub> = ±5 V (continued)

at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong 25^{\circ}$ C (unless otherwise noted)



## 7.7 Typical Characteristics: $V_S = \pm 5 V$ (continued)


at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong 25^{\circ}$ C (unless otherwise noted)






## 7.8 Typical Characteristics: V<sub>S</sub> = 3 V

at  $V_{S^+} = 3 \text{ V}$ ,  $V_{S^-} = 0 \text{ V}$ ,  $R_F = 0 \Omega$  for Gain = 1 V/V, otherwise  $R_F = 1 \text{ k}\Omega$  for other gains,  $C_L = 1 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$  connected to 1 V, G = 1 V/V, input and output  $V_{CM} = 1 \text{ V}$ , and  $T_A \cong 25^{\circ}\text{C}$  (unless otherwise noted)



## 7.8 Typical Characteristics: V<sub>S</sub> = 3 V (continued)


at  $V_{S^+} = 3 \text{ V}$ ,  $V_{S^-} = 0 \text{ V}$ ,  $R_F = 0 \Omega$  for Gain = 1 V/V, otherwise  $R_F = 1 \text{ k}\Omega$  for other gains,  $C_L = 1 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$  connected to 1 V, G = 1 V/V, input and output  $V_{CM} = 1 \text{ V}$ , and  $T_A \cong 25^{\circ}\text{C}$  (unless otherwise noted)






## 7.9 Typical Characteristics: $V_S = 3 V$ to 10 V

at  $V_{OUT} = 2 V_{PP}$ ,  $R_F = 0 \Omega$  for Gain = 1 V/V, otherwise  $R_F = 1 k\Omega$  for other gains,  $C_L = 1 pF$ ,  $R_L = 2 k\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)



## 7.9 Typical Characteristics: $V_S$ = 3 V to 10 V (continued)

at  $V_{OUT} = 2 V_{PP}$ ,  $R_F = 0 \Omega$  for Gain = 1 V/V, otherwise  $R_F = 1 k\Omega$  for other gains,  $C_L = 1 pF$ ,  $R_L = 2 k\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)






## 8 Detailed Description

### 8.1 Overview

The OPAx863A bipolar voltage-feedback amplifiers offer 50 MHz gain-bandwidth product with a proprietary inpackage trim technology for high-precision performance with maximum 95  $\mu$ V input offset voltage and 1.2  $\mu$ V/°C offset drift. The OPAx863A devices are low-power, rail-to-rail input and output (RRIO) operational amplifiers with a voltage noise density of 6.3 nV/ $\sqrt{Hz}$  and 1/f noise corner at 25 Hz. The OPAx863A devices work in a wide-supply voltage range from 2.7 V to 12.6 V and consumes only 800  $\mu$ A quiescent current. The OPAx863A devices operate with 2.7 V supply, are RRIO capable, consume low-power, and offer a power-down mode, which makes them ideal amplifiers for 3.3-V or lower voltage applications that need superior AC performance. The amplifier's main and auxiliary input stages are matched for gain bandwidth product (GBW), noise and offset voltage suitable for applications which require wide dynamic input range and good SNR.

The device includes an overload power limit feature which limits the increase in quiescent current with overdriven and saturated outputs to either of the supply rails. For more details of this overload power limit feature, see Section 8.3.2.1. The amplifier's output is protected against short-circuit fault conditions.

The OPAx863A devices feature a power-down mode (PD) with a PD quiescent current of 20  $\mu$ A (maximum) with a 3 V supply, with turn-on and turn-off time within less than 8  $\mu$ s.



#### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Input Stage

The OPAx863A devices include a rail-to-rail input stage. The main stage differential pair using PNP bipolar transistors operates for common-mode input voltages from  $V_{S-}$  0.2 V till  $V_{S+}$  – 1.6 V. The amplifier inputs transition into the auxiliary stage using NPN transistors for common-mode input voltages from  $V_{S+}$  – 1.6 V till  $V_{S+}$  + 0.2 V. The PNP and NPN input stages offer a gain-bandwidth product of 50 MHz and a voltage noise density of 6.3 nV/ $\sqrt{Hz}$ . The offset voltage for the two input stages is matched to lie within the device specifications. The auxiliary NPN input stage does not use the slew boost circuit during large-signal transient response. The input bias current for the PNP and NPN input stages is opposite in polarity, which adds an additional offset based on the values of the gain-setting and feedback resistors. A common-mode input voltage transition between these input stages will cause a crossover distortion which needs to be considered in high-frequency applications requiring superior linearity. Limit the common-mode input voltage to  $V_{S+}$  – 1.6 V (maximum) for main-stage operation across process and ambient temperature.

Since the OPAx863A devices are bipolar amplifiers, the two inputs are protected with anti-parallel back-to-back diodes between them, which limits the maximum input differential voltage to 1 V. The amplifier is slew limited, and the two inputs are pulled apart up to 1 V when the anti-parallel diodes begin to conduct in very fast input or output transient conditions. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in such conditions.

#### 8.3.2 Output Stage

The OPAx863A devices feature a rail-to-rail output stage with possible signal swing from  $V_{S-}$ + 0.2 V to  $V_{S+}$ - 0.2 V. Violating the output headroom to either of the supplies will cause output signal clipping and introduce distortion.

The OPAx863A devices integrate an output short-circuit protection circuit, which makes the device rugged for use in real-world applications.

#### 8.3.2.1 Overload Power Limit

During overload or fault conditions, bipolar rail-to-rail output (RRO) amplifiers consume excessive quiescent current (five to seven times) with saturated outputs. With saturated outputs, the output signal is clipped with much higher base current from output pre-driver stage causing increase in device quiescent current. During this condition, the negative feedback control is disabled and an input differential voltage appears thereby resulting in an input overdrive. During input overdrive, the slew boost circuit engages to increase tail current which further increases device quiescent current. This overall increase in quiescent current can cause excessive battery discharge in portable products shortening operating lifetime or disturb the thermal equilibrium causing irreversible damage due to increased system power dissipation in a multi-channel design.

The OPAx863A includes an intelligent overload detection circuit. This circuit monitors for output saturation and limits the base drive from output pre-driver circuit and disables the slew boost circuit in this condition. As Table 8-1 provides, this feature limits the increase in device quiescent current to much smaller values.

Table 0-1. Quescent ourient with outstated outputs									
Device	Input Differential Voltage	Quiescent Current during overload	Increase in I <sub>Q</sub> from steady-state condition						
OPAx863A with overload power limit	500 mV	1.4 mA	1.8x						
Competitor amplifier without overload power limit	500 mV	4.05 mA	7.1x						

#### Table 8-1. Quiescent Current with Saturated Outputs



#### 8.3.3 ESD Protection

As Figure 8-1 shows, all device pins are protected with internal ESD protection diodes to the power supplies. These diodes provide moderate protection to input overdrive voltages above the supplies. The protection diodes can typically support 10-mA continuous input and output currents. Use series current limiting resistors if input voltages exceeding the supply voltages occur at the amplifier inputs, which ensures the current through the ESD diodes remains within their rated value. Since OPAx863A is a bipolar amplifier, the two inputs are protected with anti-parallel back-to-back diodes between them which limits the maximum input differential voltage to approximately 1 V. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in fast slewing conditions.




Figure 8-1. Internal ESD Protection

#### 8.4 Device Functional Modes

#### 8.4.1 Power-Down Mode

The OPAx863A includes a power-down mode for low-power standby operation with a quiescent current of 8.5  $\mu$ A (typical) and high output impedance. Many low-power systems are active for only a small time interval when the parameters of interest are measured and remain in low-power standby mode for a majority of the time for an overall small average power consumption. The OPAx863A enables such a low-power operation with quick turn-on within less than 8  $\mu$ s. Refer to the *Electrical Characteristics* tables for power-down pin control thresholds.

The OPAx863A is enabled with the  $\overline{PD}$  pin driven to V<sub>S+</sub>- 0.5 V or higher. The device powers down if the  $\overline{PD}$  pin is driven to V<sub>S+</sub>- 1.5 V or lower with a driver device capable of sinking approximately 1 µA (typical) current from the  $\overline{PD}$  pin. If level translation is needed to realize the  $\overline{PD}$  pin thresholds for enable or power-down modes of operation, an external pull-up resistor from  $\overline{PD}$  pin to V<sub>S+</sub> driven with an open-collector output should be used.



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The OPAx863A devices are classic voltage-feedback amplifiers with each channel having two high-impedance inputs and a low-impedance output. The combination of specifications with a GBW of 50 MHz, 6.3 nV/ $\sqrt{Hz}$  noise, RRIO capability and high-precision performance consuming only 800  $\mu$ A quiescent current make it an ideal choice for use in precision data acquisition, reference buffering with fast settling, high gain and filter circuits. The overload power limit makes OPAx863A truly low-power in high-gain multi-channel systems limiting any increase in quiescent current during output overload conditions.

#### 9.2 Typical Applications

#### 9.2.1 Low-Power SAR ADC Driver and Reference Buffer

Figure 9-1 shows the use of the OPAx863A devices as a SAR ADC input driver driving the ADS7057. Sensors, which are used for interface with the physical environment, exhibit high output impedance and cannot drive SAR ADC inputs directly. A wide-GBW amplifier like the OPAx863A devices are needed to charge the switching capacitors at the SAR ADC input and to settle fast to the required accuracy within the given acquisition time. The OPAx863A's wide-GBW, high precision performance enables fast settling, high accuracy sensor measurements, and reference buffering for precision ADCs.




Figure 9-1. OPAx863A as Precision SAR ADC Driver



#### 9.2.2 Active Filters

Active filter circuits are used to amplify signals in the passband, attenuate signals in the stopband and also limit the integrated noise at the amplifier's output. The OPAx863A with its wide bandwidth and high-precision performance is suitable for designing multi-feedback (MFB) low-pass filter circuits.

#### 9.2.2.1 Design Requirements

This section discusses the design of a MFB low-pass active filter with a cut-off frequency at 2 MHz and the impact of amplifier's gain-bandwidth (GBW) on filter performance.

#### 9.2.2.2 Detailed Design Procedure

Figure 9-2 shows the use of OPAx863A in a second-order multi-feedback (MFB) low-pass filter with a cut-off frequency of 2 MHz. The passive component values are first selected for a cut-off frequency at 1 rad/sec and later scaled for 2 MHz. The frequency response of the circuit in Figure 9-2 is compared for various amplifiers with different gain-bandwidth products and shown in Figure 9-3:




Figure 9-2. MFB Low-Pass Filter Circuit Using OPAx863A

#### Table 9-1. Impact of amplifier GBW on Cut-Off Frequency

Device	GBW (MHz)	Cut-off frequency (MHz)							
TLV9051	5	1.59							
LMV641	10	1.78							
OPA2834	20	1.87							
OPAx863A	50	1.95							
OPA836	110	1.98							

Table 9-1 provides the following benefits of using OPAx863A in an MFB low-pass filter circuit:

- High precision measurements with low offset voltage across operating temperature range for low-frequency signals in passband
- High linearity due to the larger GBW and loop gain for low-frequency signals in passband
- Higher accuracy of cut-off frequency and its smaller variation over process and temperature
- Small integrated output noise due to low-pass filtering

As Figure 9-3 shows, the amplifier's gain-bandwidth, like the OPAx863A, should be at least 20x greater than the filter cut-off frequency for a high-precision and linearity low-pass filter design.



### 9.2.2.3 Application Curves




Figure 9-3. MFB Low-Pass Filter Frequency Response vs GBW

## **10 Power Supply Recommendations**

The OPAx863A devices are intended to operate on supplies ranging from 2.7 V to 12.6 V. The OPAx863A devices may operate on single-sided supplies, split and balanced bipolar supplies, or unbalanced bipolar supplies. Operating from a single supply can have numerous advantages. The DC errors, due to the –PSRR term, can be minimized with the negative supply at ground. Typically, AC performance improves slightly at 10-V operation with minimal increase in supply current. Minimize the distance (< 0.1 in) from the power supply pins to high-frequency, 0.01-µF decoupling capacitors. A larger capacitor (2.2 µF typical) is used along with a high-frequency, 0.01-µF supply-decoupling capacitor at the device supply pins. Only the positive supply has these capacitors for single-supply operation. Use these capacitors from each supply to ground when a split-supply is used. If necessary, place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board (PCB). An optional supply decoupling capacitor across the two power supplies (for split-supply operation) reduces second harmonic distortion.

## 11 Layout

### 11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier (like the OPAx863A devices) require careful attention to board layout parasitics and external component types. The *High Speed Amplifiers Generic DSN Evaluation Module* user's guide can be used as a reference when designing the circuit board. Recommendations that optimize performance includes the following:

- 1. **Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability on the noninverting input and can react with the source impedance to cause unintentional band-limiting. Open a window around the signal I/O pins in all of the ground and power planes around those pins to reduce unwanted capacitance. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- 2. Minimize the distance (< 0.1 in) from the power-supply pins to high-frequency 0.01-μF decoupling capacitors. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequency, must also be used on the supply pins. These can be placed somewhat farther from the device and shared among several devices in the same area of the PC board.</p>
- 3. Careful selection and placement of external components preserve the high frequency performance of the OPAx863A devices. Resistors must be a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Other network components, such as noninverting input termination resistors, must also be placed close to the package. Keep resistor values as low as possible and consistent with load driving considerations. Lowering the resistor values keep the resistor noise terms low and minimize the effect of its parasitic capacitance; lower resistor values, however, increase the dynamic power consumption because R<sub>F</sub> and R<sub>G</sub> become part of the amplifiers output load network.



## 11.2 Layout Example




Figure 11-1. Layout Recommendation for Dual-Channel DSN Package



## 12 Device and Documentation Support

### **12.1 Documentation Support**

### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, High Speed Amplifiers Generic DSN Evaluation Module user's guide
- Texas Instruments, Single-Supply Op Amp Design Techniques application report

### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2863AIDSNR	ACTIVE	SON	DSN	10	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2863A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2863AIDSNR	SON	DSN	10	5000	330.0	12.4	3.15	3.15	0.75	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION


16-Jun-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2863AIDSNR	SON	DSN	10	5000	364.0	357.0	31.0

# **MECHANICAL DATA**



- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated