SN74ALVCH16524 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES080E-JULY 1996-REVISED OCTOBER 2004

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enable Mode
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)


DESCRIPTION/ORDERING INFORMATION

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENBA) inputs. For the A-to-B data flow, the data flows through a single buffer. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input.

Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate CLKENBA input is low. The B-to-A data transfer is synchronized with CLK.

DGG OR DL PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

T _A	PAC	KAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH16524DL	ALVCH16524	
-40 to 85°C	330P - DL	Tape and reel	SN74ALVCH16524DLR		
	TSSOP - DGG	Tape and reel	SN74ALVCH16524DGGR	ALVCH16524	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT are trademarks of Texas Instruments.




FUNCTION TABLE B-TO-A STORAGE (OEBA = L)

	INPUTS							
CLKENBA	CLK	SEL	В	Α				
Н	Χ	Χ	Х	A ₀ ⁽¹⁾				
L	\uparrow	Н	L	L				
L	\uparrow	Н	Н	Н				
L	\uparrow	L	L	L ⁽²⁾				
L	\uparrow	L	Н	H ⁽²⁾				

- (1) Output level before the indicated steady-state input conditions were established
- (2) Four positive CLK edges are needed to propagate data from B to A when SEL is low.

LOGIC DIAGRAM (POSITIVE LOGIC)





SCES080E-JULY 1996-REVISED OCTOBER 2004

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage range		-0.5	4.6	V	
V	Input voltage range	Except I/O ports ⁽²⁾	-0.5	4.6	V	
VI	input voltage range	I/O ports (2)(3)	-0.5	$V_{CC} + 0.5$	V	
Vo	Output voltage range (2)(3)		-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA	
lok	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through each V_{CC} or GND			±100	mA	
0	Dockoro thormal impodance (4)	DGG package		64	°C/M	
θ_{JA}	O _{JA} Package thermal impedance (4)	DL package		56	°C/W	
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		1.65	3.6	V		
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}				
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		V _{CC} = 2.7 V to 3.6 V	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8			
VI	Input voltage		0	V_{CC}	V		
Vo	Output voltage		0	V_{CC}	V		
		V _{CC} = 1.65 V		-4			
	High lavel autout august	V _{CC} = 2.3 V		-12	mA		
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12			
		V _{CC} = 3 V		-24			
		V _{CC} = 1.65 V		4			
	Low lovel output ourrent	V _{CC} = 2.3 V		12	mA		
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12			
		V _{CC} = 3 V		24	24		
Δt/Δν	Input transition rise or fall rate	·		10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74ALVCH16524 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES080E-JULY 1996-REVISED OCTOBER 2004



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT	
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V _{CC} - 0.2			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
		$I_{OH} = -6 \text{ mA}$	2.3 V	2			
V_{OH}			2.3 V	1.7		V	
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
			3 V	2.4			
		I _{OH} = -24 mA	3 V	2			
		$I_{OL} = 100 \mu A$	1.65 V to 3.6 V		0.2		
		I _{OL} = 4 mA	1.65 V		0.45		
V _{OL}	I _{OL} = 6 mA	2.3 V		0.4	V		
	1. 40 4	2.3 V		0.7	V		
	I _{OL} = 12 mA	2.7 V		0.4			
		I _{OL} = 24 mA	3 V		0.55		
I		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ	
		V _I = 0.58 V	1.65 V	25			
		V _I = 1.07 V	1.65 V				
		V _I = 0.7 V	2.3 V	45			
I _{I(hold)}		V _I = 1.7 V	2.3 V	-45		μΑ	
,		V _I = 0.8 V	3 V	75			
		V _I = 2 V	3 V	-75			
		$V_1 = 0$ to 3.6 $V^{(2)}$	3.6 V		±500		
I _{OZ} (3)		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ	
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ	
ΔI_{CC}		One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μΑ	
C _i	Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V		3	pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7	pF	

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} =	1.8 V	V _{CC} = : ± 0.2		V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency			(1)		120		125		150	MHz
t _w	Pulse duration, CLK high	(1)		3.2		3.2		3		ns	
		B data before CLK↑	(1)		1.5		1.2		1.1		
t _{su}	Setup time	SEL before CLK↑	(1)		2.7		2.4		2.1		ns
		CLKENBA before CLK↑	(1)		2.7		2.6		2		
		B data after CLK↑	(1)		1		0.6		1.2		
t _h	t _h Hold time	SEL after CLK↑	(1)		0.5		0.2		0.8		ns
		CLKENBA after CLK↑	(1)		0.1		0.1		0.3		

⁽¹⁾ This information was not available at the time of publication.

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

For I/O ports, the parameter I_{OZ} includes the input leakage current.



SCES080E-JULY 1996-REVISED OCTOBER 2004

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT) V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001701)	MIN TYP	MIN	MAX	MIN MAX	MIN	MAX	
f _{max}			(1)	120		125	150		MHz
	Α	В	(1)	1	1 3.9 3.8 1 3.2	20			
t _{pd}	CLK	А	(1)	1	6.1	6.2	1	5.2	ns
t _{en}	OEAB or OEBA	A or B	(1)	1	6.1	6.1	1	5.1	ns
t _{dis}	OEAB or OEBA	A or B	(1)	1	6.3	5.4	1	4.9	ns

⁽¹⁾ This information was not available at the time of publication.

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAMETER		TEST C	CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
_	Power dissipation Outputs enabled		0 50 = 5	f _ 10 MHz	(1)	160	160	
C_{pd}	Und '	Outputs disabled	$C_L = 50 \text{ pF},$	f = 10 MHz	(1)	160	160	pF

⁽¹⁾ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V	IN	PUT	V	v	•	В	V	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_{\Delta}$	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ALVCH16524DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16524	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated