

200730830-Si5397/96 Datasheet with 7x7 Substrate and Reduce Max Jitter Spec

PCN Issue Date: 7/30/2020

Effective Date: 11/5/2020

PCN Type: Datasheet

Description of Change

Silicon Labs is announcing an update to the Si5397/96 datasheet to revision 1.1. Changes include

1. The substrate for the Si5396 7x7 LGA package

2. The maximum Phase Jitter specification is reduced from 140 fs to 125 fs.

Please see change reason for additional details.

Reason for Change

The single center pad on the 7x7 mm 44-LGA Package is divided by soldermask into nine pads (3x3 grid array) to increase mechanical support to the center of the package. Reduced maximum Phase jitter spec from 140 fs to 125 fs based on additional characterization data

Impact on Form, Fit, Function, Quality, Reliability

A review of the SMT stencil apertures on all designs that use Si539xJ/K/L/M/E-grade devices in 44-pin LGA packages must be performed by customers. The stencil design will need to match the respective ground pads as shown in the Package outline. The stencil aperture to land pad size recommendation is 70% paste coverage.

Product Identification

Existing Part # SI5396A-A-GM SI5397A-A10084-GM SI5397A-A-GM SI5397B-A-GM SI5397B-A-GMR SI5397C-A-GM SI5397J-A11023-GM SI5397J-A-GM SI5397K-A-GM SI5397L-A-GM

Last Date of Unchanged Product: 11/5/2020

Qualification Samples

Available upon request

Customer Response

Lack of acknowledgment of the PCN within 30 days constitutes acceptance of the change, Ref. JEDEC-J-STD-046.

To request further data or inquire about this notification, please contact your Silicon Labs sales representative. A list of Silicon Labs sales representatives is available at http://www.silabs.com.

Customers may approve early PCN acceptance by emailing approval, along with PCN # to PCNEarlyAcceptance@silabs.com

User Registration

Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, "how-to" and design documents, product change notices (PCN) and other valuable content available only to registered users. http://www.silabs.com/profile

Qualification Data

See attached

| ß | 3 |
|---------|------|
| SILICON | LABS |

Si5371/72/92/94/96 Embedded Crystal Qualification Report The information contained in this document is PROPRIETARY to Silicon Labs and shall not be reproduced or used in part or whole without Silicon Labs' written consent. The document is uncontrolled if printed or electronically saved.

| T | To the Good Man | Qualification | Start | Fall/Pass or End | Notes | Summary | Status |
|--------------------------------------|---------------------------------|----------------|----------|---------------------|-------|---------|---------|
| Test Name | Test Condition | Qualification | oun | Ena | Notes | Summary | otatus |
| Test Group A – Accel HAST | erated Environment Stress | s Tests | | | | | |
| HASI | JA110 | | Q043892 | 0/26 | 1, 2 | I I | |
| | 110°C, 85%RH | 3 lots, N=>25 | Q043273 | 0/26 | 1, 2 | 3 lots | Pass |
| | Vcc=3.63V, 264 hours | | Q043331 | 0/26 | 1, 2 | 0/78 | |
| Temp Cycle | JA104 | | Q046294 | 0/25 | 1 | | |
| | Cond C: -65°C to 150°C | 3 lots, N=>25 | Q046295 | 0/25 | 1 | 3 lots | Pass |
| | 500 cycles | | Q046296 | 0/25 | 1 | 0/75 | |
| HTSL | JA103 | | Q043889 | 0/26 | 1, 2 | | |
| | 150°C, 1000hr | 3 lots, N=>25 | Q043111 | 0/26 | 1, 2 | 3 lots | Pass |
| | | | Q043332 | 0/26 | 1, 2 | 0/78 | |
| Test Group B – Accel | erated Lifetime Simulation | Tests | | | | | |
| HTOL | JA108 | | Q041587 | 0/79 | 3, 4 | | |
| | T, ≥ 125°C, Dynamic | 3 lots, N=>77 | Q037081 | 0/80 | 3,4 | 3 lots | Pass |
| | Vcc=3.63V, 1000 hours | | Q038677 | 0/80 | 3, 4 | 0/239 | |
| LTOL | JA108 | | | | | | |
| | T _A = -10°C, Dynamic | 1 lot, N=>32 | Q035769 | 0/34 | 3 | 1 lots | Pass |
| | Vcc=3.63V, 1000 hours | | | | | 0/34 | |
| ELFR | JA108 | | Q041720 | 0/356 | 3 | 0.01 | |
| | T, ≥ 125°C, Dynamic | 3 lots, N=>500 | Q041819 | 0/66 | 3 | 5 lots | Pass |
| | Vcc=3.63V, 48 hours | 0.000,00000 | Q037086 | 0/504 | 3 | | 1 0 0 0 |
| | ¥00-0.00¥, 40 hours | | Q037468 | 0/514 | 3 | | |
| | | | Q037808 | 0/504 | 3 | 0/1944 | |
| Test Group C - Packa | ge Assembly Integrity Tes | ts | 0007000 | 01004 | 5 | 0/1044 | |
| Mechanical Shock | JESD22-B104 | | 0.040000 | 0/40 | 0 | · · · · | |
| | | 0.1-1-100 | Q043090 | | 2 | 0.1-1- | |
| | Cond. B (1500g) | 3 lots, N=>39 | Q043292 | 0/40 | 2 | 3 lots | Pass |
| Variable Vibration | 150000 0100 | | Q043461 | 0/40 | 2 | 0/120 | |
| Frequency | JESD22-B103 | | Q043105 | 0/40 | 2 | | |
| | Service Cond. 1 (20g) | 3 lots, N=>39 | Q043350 | 0/40 | 2 | 3 lots | Pass |
| One of the other of the other of the | | | Q043511 | 0/40 | 2 | 0/120 | |
| Constant Acceleration | MIL-STD-883 | | Q043125 | 0/40 | 2 | | |
| | Method 2001.3 | 3 lots, N=>39 | Q043385 | 0/40 | 2 | 3 lots | Pass |
| | Cond. B (10000g) | | Q043556 | 0/40 | 2 | 0/120 | |

1 silabs.com | Si5371J_Qual_Report

Prepared on: 28-Jul-2020 by N. Arguello



Si5371/72/92/94/96 Embedded Crystal Qualification Report The information contained in this document is PROPRIETARY to Silicon Labs and shall not be reproduced or used in part or whole without Silicon Labs' written consent. The document is uncontrolled if printed or electronically saved.

| Part Rev A, TSMC Fabrication, ASECL Assembly except as noted | | | | | | | |
|--|---|---------------|---------|-------|-------|---------|----------|
| Test Name | Test Condition | Qualification | Start | End | Notes | Summary | Status |
| Test Group E – Electrical Verification | | | | | | | |
| ESD-HBM | JS-001 | 1 lot, N=>3 | Q041588 | | 3 | 3 kV | Class 2 |
| ESD-CDM | JESD22-C101 | 1 lot, N=>3 | Q043902 | | | 1000 V | Class IV |
| Latch Up | JESD78 ±100mA Overvoltage = 5.1975V | 1 lot, N=>3 | Q041590 | 85 °C | 3 | | Pass |

Notes:

1. Parts are Pre-conditioned at MSL3/260°C

2. Leveraged package family qualification data


3. Leveraged die family qualification data

4. Lot stressed to 2,000 hours

| This report applies to the following part numbers: | | | | | | |
|--|---------------------------------------|---------------------------------------|--------------------------------------|---------------------------------------|--------------------------------------|--|
| | Si5371J-A-GM/R | Si5371J-Axxxx-GM/R | Si5372J-A-GM/R | Si5372J-Axxxxx-GM/R | Si5392E-A-GM/R | |
| | Si5392E-Axooox-GM/R Si5392L-A-GM/R | Si5392J-A-GM/R Si5392L-Axxxxx-GM/R | Si5392J-Axxxx-GM/R Si5392M-A-GM/R | Si5392K-A-GM/R Si5392M-Axxxxx-GM/R | Si5392K-Axxxx-GM/R Si5394E-A-GM/R | |
| | Si5394E-Axooox-GM/R | Si5394J-A-GM/R | Si5394J-Axxxxx-GM/R | Si5394K-A-GMR | Si5394K-Axxxxx-GM/R | |
| | Si5394L-A-GM/R | Si5394L-Axxxxx-GM/R | Si5394M-A-GM/R | Si5394M-Axxxx-GM/R | Si5396J-A-GM/R | |
| | Si5396J-Axxxx-GM/R | Si5396K-A-GM/R | Si5396K-Axxxxx-GM/R | | | |

2 silabs.com | Si5371J_Qual_Report

Prepared on: 28-Jul-2020 by N. Arguello



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized to key set on the advector and designed or authorized to result in significant personal injury or death. Silicon Labs products are not designed or authorized to result in significant personal injury or death. Silicon Labs products are not designed or authorized to weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

http://www.silabs.com