Burr-Brown Products 88 **from Texas Instruments**

[ADS1610](http://focus.ti.com/docs/prod/folders/print/ads1610.html)

SBAS344C–AUGUST 2005–REVISED OCTOBER 2006

16-Bit, 10 MSPS ANALOG-TO-DIGITAL CONVERTER

FEATURES

- •**High-Speed, Wide Bandwidth** ∆Σ **ADC**
- •**10MSPS Output Data Rate**
- •
- •**86dBFS Signal-to-Noise Ratio**
- •**–94dB Total Harmonic Distortion**
- •
- • **On-Chip Digital Filter Simplifies Anti-Alias Requirements**
- • **SYNC Pin for Simultaneous Sampling with Multiple ADS1610s**
- •**Low 3**µ**^s Group Delay**
- •
- •
- •**Out-of-Range Alert Pin**

APPLICATIONS

- •**Scientific Instruments**
- •**Test Equipment**
- •**Communications**

DESCRIPTION

The ADS1610 is ^a high-speed, high-precision, delta-sigma (∆Σ) analog-to-digital converter (ADC) with 16-bit resolution operating from ^a 5V analog and ^a 3V digital supply. Featuring an advanced multi-stage analog modulator combined with an on-chip digital decimation filter, the ADS1610 achieves 86 dBFS signal-to-noise ratio (SNR) in ^a 5MHz signal bandwidth; while the total harmonic distortion is -94dB.

The ADS1610 ∆Σ topology provides key system-level design advantages with respect to anti-alias filtering and clock jitter. The design of the user's front-end anti-alias filter is simplified since the on-chip digital **4.9MHz Signal Bandwidth** *Signal* **Bandwidth filter** greatly attenuates out-of-band signals. The ADS1610s filter has ^a brick wall response with ^a very flat passband (±0.0002dB of ripple) followed immediately by ^a very wide stop band (5MHz to **95dB Spurious-Free Dynamic Range** 55MHz). Clock jitter becomes especially critical when digitizing high frequency, large-amplitude signals. The ADS1610 significantly reduces clock jitter sensitivity by an effective averaging of clock jitter as ^a result of oversampling the input signal.

Output data is supplied over ^a parallel interface and easily connects to TMS320 digital signal processors **Parallel Interface** The Case of the Case of the Case of the power dissipation can be adjusted with **Directly Connects to TMS320 DSPs** an external resistor, allowing for reduction at lower operating speeds.

> With its outstanding high-speed performance, the ADS1610 is well-suited for demanding applications in data acquisition, scientific instruments, test and measurement equipment, and communications. The ADS1610 is offered in ^a TQFP64 package and is specified from –40°C to 85°C.

Æ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ADS1610 passes 1.5K CDM testing. ADS1610 passes 1kV human body model testing (TI Standard is 2kV).

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](HTTP://www.ti.com).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

ELECTRICAL CHARACTERISTICS

All specifications at –40°C to 85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 60MHz, V_{REF} = 3V, MODE = 00, V_{CM} = 2.5V, and RBIAS $= 19k\Omega$ (unless otherwise noted).

(1) For reference, this dynamic specification is extrapolated to full-scale and is thus dBFS. Subsequent dynamic specifications are dBc (dB), which is: Specification (in dBc) = Specification (in dBFS) + AIN (input amplitude in dBFS). For more information see [Understanding](http://www-s.ti.com/sc/techlit/slyt231) and comparing datasheets for [high-speed](http://www-s.ti.com/sc/techlit/slyt231) ADCs.

ELECTRICAL CHARACTERISTICS (continued)

All specifications at –40°C to 85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 60MHz, V_{REF} = 3V, MODE = 00, V_{CM} = 2.5V, and RBIAS
= 19kΩ (unless otherwise noted).

ELECTRICAL CHARACTERISTICS (Continued)

All specifications at –40°C to 85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 60MHz, V_{REF} = 3V, MODE = 00, V_{CM} = 2.5V, and RBIAS $= 19k\Omega$ (unless otherwise noted).

(1) There is a constant gain error of 3.8% in addition to the variable gain eror of ± 0.3 %. Therefore, the gain error is 3.8 ± 0.3 %.

DEVICE INFORMATION

PIN CONFIGURATION

www.ti.com

Texas **INSTRUMENTS**

老

TERMINAL FUNCTIONS

TERMINAL FUNCTIONS (continued)

www.ti.com

TEXAS INSTRUMENTS

Œ

TIMING SPECIFICATIONS

Figure 1. Data Retrieval Timing

Figure 2. DOUT Inactive/Active Timing

Figure 3. Reset Timing

Timing Specifications(1)

(1) Output load = $10p$ F|| 500k Ω .

TYPICAL CHARACTERISTICS

www.ti.com

TEXAS INSTRUMENTS

₩

SBAS344C–AUGUST 2005–REVISED OCTOBER 2006

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

The ADS1610 is ^a high-performance, delta-sigma The ADS1610 supports ^a very wide range of input ADC. The modulator uses an inherently stable, signals. Having such ^a wide input range makes pipelined, delta-sigma modulator architecture out-of-range signals unlikely. However, should an
incorporating proprietary circuitry that allows for very out-of-range signal occur, the digital output OTR will incorporating proprietary circuitry that allows for very linear high-speed operation. The modulator samples go high. the input signal at 60MSPS (when $f_{CLK} = 60$ MHz). A low-ripple linear phase digital filter decimates the modulator output by 6 to provide data output word rates of 10MSPS with ^a signal passband out to 4.9MHz.

Conceptually, the modulator and digital filter measure the differential input signal, $V_{ID} = (AINP -$ AINN), against the differential reference, V_{ref} = (VREFP – VREFN), as shown in Figure 11. A 16-bit parallel data bus, designed for direct connection to DSPs, outputs the data. A separate power supply for In addition to the differential and common-mode the I/O allows flexibility for interfacing to different input voltages, the absolute input voltage is also
logic families. Out-of-range conditions are indicated important. This is the voltage on either input (AINP or logic families. Out-of-range conditions are indicated important. This is the voltage on either input (AINP or
with a dedicated digital output pin. Analog power and AINN) with respect to AGND. The range for this dissipation is controlled using an external resistor. voltage is: This allows reduced dissipation when operating at slower speeds. When not in use, power consumption can be dramatically reduced using the \overline{PD} pin. If either input is taken below $-0.1V$, ESD protection

OVERVIEW ANALOG INPUTS (AINP, AINN)

To achieve the highest analog performance, it is recommended that the inputs be limited to no greater than 0.891 VREF (-1dBFS). For VREF = 3V, the corresponding recommended input range is 2.67V.

The analog inputs must be driven with ^a differential signal to achieve optimum performance. The recommended common-mode voltage of the input

signal,
$$
V_{CM} = \frac{AlNP + AlNN}{2}
$$
 is 2.5V.

AINN) with respect to AGND. The range for this

$$
-0.1 V < (AINN or AINP) < 4.2 V \tag{1}
$$

diodes on the inputs will turn on. Exceeding 4.2V on either input will result in linearity performance degradation. ESD protection diodes will also turn on if the inputs are taken above AVDD (+5V).

Figure 24. Conceptual Block Diagram

INPUT CIRCUITRY

The ADS1610 uses switched-capacitor circuitry to measure the input voltage. Internal capacitors are charged by the inputs and then discharged internally with this cycle repeating at the frequency of CLK. [Figure](#page-12-0) 25 shows ^a conceptual diagram of these

circuits. Switches S_2 represent the net effect of the modulator circuitry in discharging the sampling capacitors, the actual implementation is different. The timing for switches S_1 and S_2 is shown in [Figure](#page-12-0) 26.

Figure 25. Conceptual Diagram of Internal Circuitry Connected to the Analog Inputs

Figure 26. Timing for the Switches in Figure 25

DRIVING THE INPUTS

The external circuits driving the ADS1610 inputs must be able to handle the load presented by the switching capacitors within the ADS1610. The input switches S_1 in Figure 25 are closed approximately one half of the sampling period, t_{SAMPLE}, allowing only ~8 ns for the internal capacitors to be charged by the inputs, when $f_{\text{C1 K}} = 60 \text{MHz}$.

Figure 27 and Figure 28 show the recommended circuits when using single-ended or differential op amps, respectively. The analog inputs must be driven differentially to achieve optimum performance. If only ^a single-ended input signal is available, the configuration in Figure 27 can be used by shorting $-V_{IN}$ to ground.

This configuration would implement the single-ended to differential conversion.

The external capacitors, between the inputs and from each input to AGND, improve linearity and should be placed as close to the pins as possible. Place the drivers close to the inputs and use good capacitor bypass techniques on their supplies; usually ^a smaller high-quality ceramic capacitor in parallel with **Figure 28. Recommended Driver Circuit Using** a larger capacitor. Keep the resistances used in the

SBAS344C–AUGUST 2005–REVISED OCTOBER 2006

driver circuits low-thermal noise in the driver circuits degrades the overall noise performance. When the signal can be AC-coupled to the ADS1610 inputs, ^a simple RC filter can set the input common mode voltage. The ADS1610 is ^a high-speed, highperformance ADC. Special care must be taken when selecting the test equipment and setup used with this device. Pay particular attention to the signal sources to ensure they do not limit performance when measuring the ADS1610.

Figure 27. Recommended Single-Ended to Differential Conversion Circuit Using the THS4503 Differential Amplifier

REFERENCE INPUTS (VREFN, VREFP, VMID)

The ADS1610 operates from an external voltage reference. The reference voltage (V_{ref}) is set by the differential voltage between VREFN and VREFP: V_{ref} = (VREFP – VREFN). VREFP and VREFN each use two pins, which should be shorted together. VMID, approximately 2.5V, is used by the modulator. VCAP connects to an internal node and must also be bypassed with an external capacitor.

The voltages applied to these pins must be within the values specified in the Electrical Characteristics table. Typically VREFP = $4V$, VMID = 2.5V, and $VREFN = 1V$. The external circuitry must be capable of providing both ^a DC and ^a transient current. Figure 29 shows ^a simplified diagram of the internal circuitry of the reference. As with the input circuitry, switches S_1 and S_2 open and close as shown in [Figure](#page-12-0) 26.

Figure 29. Conceptual Circuitry for the Reference Inputs

Figure 30 shows the recommended circuitry for sources, such as frequency synthesizers may not be driving these reference inputs. Keep the resistances adequate. Make sure to avoid excess ringing on the driving these reference inputs. Keep the resistances used in the buffer circuits low to prevent excessive CLK input; keeping the trace as short as possible will thermal noise from degrading performance. Layout of help. thermal noise from degrading performance. Layout of these circuits is critical, make sure to follow good high-speed layout practices. Place the buffers and especially the bypass capacitors as close to the pins as possible.

Figure 30. Recommended Reference Buffer Circuit

CLOCK INPUT (CLK)

The ADS1610 uses an external clock signal to be applied to the CLK input pin. The sampling of the modulator is controlled by this clock signal. As with any high-speed data converter, ^a high quality clock is essential for optimum performance. Crystal clock oscillators are the recommended CLK source; other

Measuring high-frequency, large-amplitude signals requires tight control of clock jitter. The uncertainty during sampling of the input from clock jitter limits the maximum achievable SNR. This effect becomes more pronounced with higher frequency and larger magnitude inputs. The ADS1610 oversampling topology reduces clock jitter sensitivity over that of Nyquist rate converters like pipeline and successive approximation converters by a factor of $\sqrt{6}$.

In order to not limit the ADS1610 SNR performance, keep the jitter on the clock source below the values shown in [Table](#page-14-0) 1. When measuring lower frequency and lower amplitude inputs, more CLK jitter can be tolerated. In determining the allowable clock source jitter, select the worst-case input (highest frequency, largest amplitude) that will be seen in the application.

format, as shown in Table 2. When the input is positive or negative full-scale, the out-of-range digital positive out-of-range, exceeding the positive output (OTR) will go high on the falling edge of positive out-of-range, exceeding the positive output (OTR) will go high on the falling edge of full-scale value of V_{BFE} , the output clips to all $7FFF_H$ DRDY. When the output code returns within the full-scale value of V_{REF} , the output clips to all $7FFF_H$ and the OTR output goes high. **Full-scale range, OTR returns low on the falling edge**

Table 1. Maximum Allowable Clock Source Jitter for Different Input Signal Frequencies and Amplitude

Data retrieval is controlled through a simple p					
interface. The falling edge of the DRDY		MAXIMUM	INPUT SIGNAL		
indicates new data is available. To activa output bus, both \overline{CS} and \overline{RD} must be low, as		ALLOWABLE CLOCK SOURCE JITTER	MAXIMUM AMPLITUDE	MAXIMUM FREQUENCY	
in Table 3. Make sure the DOUT bus does no heavy loads $(> 20pF)$, as this will do performance. Use an external buffer when driv		1.6 _{ps}	$-1dB$	4MHz	
		14ps	$-20dB$	4MHz	
edge connector or cables.		3.3 _{ps}	$-1dB$	2MHz	
		29ps	$-20dB$	2MHz	
Table 3. Truth Table for CS and RD	6.5 _{ps}	$-1dB$	1MHz		
RD DOUT [1	cs	58ps	$-20dB$	1MHz	
Active 0	0	65ps	$-1dB$	100kHz	
High imped	0	581ps	$-20dB$	100kHz	

Table 2. Output Code Versus Input Signal

Likewise, when the input is negative out-of-range by going below the negative full-scale value of V_{ref}, the output clips to 8000_H and the OTR output goes high. The OTR remains high while the input signal is out-of-range.

SBAS344C–AUGUST 2005–REVISED OCTOBER 2006

DATA FORMAT OUT-OF-RANGE INDICATION (OTR)

The 16-bit output data is in binary two's complement If the output code on DOUT[15:0] exceeds the of DRDY.

DATA RETRIEVAL

Data retrieval is controlled through ^a simple parallel interface. The falling edge of the DRDY output indicates new data is available. To activate the output bus, both CS and RD must be low, as shown in Table 3. Make sure the DOUT bus does not drive heavy loads (> 20pF), as this will degrade performance. Use an external buffer when driving an edge connector or cables.

SYNCHRONISING MULTIPLE ADS1610s

The ADS1610 is asynchronously reset when the SYNC pin is taken low. During reset, all of the digital circuits are cleared, DOUT[15:0] are forced low, and DRDY forced high. It is recommended that the SYNC $\overline{0}$ 0000_H $\overline{0}$ 0 pin be released on the falling edge of CLK. Afterwards, DRDY goes low on the second rising edge of CLK. Allow 55 DRDY cycles for the digital filter to settle before retrieving data. See [Figure](#page-6-0) 3 for the timing specifications.

> Reset can be used to synchronize multiple ADS1610s. All devices to be synchronized must use ^a common CLK input. With the CLK inputs running, pulse $\overline{\text{SYNC}}$ on the falling edge of CLK, as shown in [Figure](#page-15-0) 31. Afterwards, the converters will be converting synchronously with the DRDY outputs updating simultaneously. After synchronization, allow 55 DRDY cycles (t_{11}) for output data to fully settle.

Figure 31. Synchronizing Multiple Converters 3.0 µs.

SETTLING TIME

The settling time is an important consideration when measuring signals with large steps or when using ^a multiplexer in front of the analog inputs. The ADS1610 digital filter requires time for an instantaneous change in signal level to propagate to the output.

Be sure to allow the filter time to settle after applying ^a large step in the input signal, switching the channel on ^a multiplexer placed in front of the inputs, resetting the ADS1610, or exiting the power-down mode.

Figure 32 shows the settling error as ^a function of time for a full-scale signal step applied at $t = 0$, with MODE = 00 (See [Table](#page-18-0) 4). This figure uses \overline{DRDY} cycles for the ADS1610 for the time scale (X-axis). After 55 DRDY cycles, the settling error drops below 0.001%. For f_{CLK} = 60MHz, this corresponds to a settling time of 5.5µs.

Figure 32. Settling Time

IMPULSE RESPONSE

Figure 33 plots the normalized response for an input applied at $t = 0$, with MODE = 00. The X-axis units of time are DRDY cycles for the ADS1610. As shown in Figure 33, the peak of the impulse takes 30 DRDY cycles to propagate to the output. For $f_{CLK} = 60$ MHz, ^a DRDY cycle is 0.1µ^s in duration and the propagation time (or group delay) is 30×0.1 us =

Figure 33. Impulse Response

FREQUENCY RESPONSE

The linear phase FIR digital filter sets the overall frequency response. The decimation rate is set to 6 $(MODE = 00)$ for all the figures shown in this section. Figure 34 shows the frequency response from DC to 30 MHz for $f_{CLK} = 60$ MHz. The frequency response of the ADS1610 filter scales directly with CLK frequency. For example, if the CLK frequency is decreased by half (to 30 MHz), the values on the X-axis in Figure 34 would need to be scaled by half, with the span becoming DC to 15MHz.

Figure 35 shows the passband ripple from DC to 4.4MHz (f_{CJK} = 60MHz). Figure 36 shows a closer view of the passband transition by plotting the response from 4.0MHz to 5.0MHz ($f_{CLK} = 60$ MHz).

Figure 35. Passband Ripple

SBAS344C–AUGUST 2005–REVISED OCTOBER 2006

Figure 36. Passband Transition

The overall frequency response repeats at multiples of the CLK frequency. To help illustrate this, Figure 37 shows the response out to 180 MHz (f_{C-K} = 60MHz). Notice how the passband response repeats at 60MHz, 120MHz, and 180MHz; it is important to consider this sequence when there is high-frequency noise present with the signal. The modulator bandwidth extends to 100MHz. High-frequency noise around 60MHz and 120MHz will not be attenuated by either the modulator or the digital filter. This noise will alias back inband and reduce the overall SNR performance unless it is filtered out prior to the **Figure 34. Frequency Response** ADS1610. To prevent this, place an anti-alias filter in front of the ADS1610 that rolls off before 55MHz.

Figure 37. Frequency Response Out to 120MHz

NOISE FLOOR

The ADS1610 is ^a delta sigma ADC and it uses noise shaping to achieve superior SNR performance. The noise floor of ^a typical successive approximation (SAR) or ^a pipeline ADC remains flat until the nyquist frequency occurs. A gain of 3dB in SNR can be achieved by averaging two samples, thereby having ^a tradeoff between output data rate and achievable SNR. In contrast, the noise floor of the ADS1610 inside the bandwidth of interest is shaped. Hence, the gain in SNR that can be achieved by averaging

two samples is more than 3dB. Figure 38 below shows the typical in-band noise spectral density of the ADS1610. The numbers in the bottom of the figure represent the noise distribution with respect to ^a full-scale signal in different bandwidths of interest. The shaded area represents the signal bandwidth in the default mode of operation (10MHz output data rate).

Figure 38. Typical Filter Bypass Mode Noise Spectral Density

By using appropriate filtering the user can achieve ^a tradeoff between speed and SNR. For ease of use, the ADS1610 provides four filtering modes as explained in the next section. Figure 39 shows a conceptual diagram of the available filtering modes. Custom filtering is achieved by taking the modulator output data and adding ^a filter externally.

Figure 39. Conceptual Diagram of the ADS1610 Filtering Modes

MODE SELECTION

ADS1610 offers four different modes of operation each with different output data rates. This gives users the flexibility to choose the best output rate for their application. The outputs of all modes are MSB-aligned.

Table 4. Four Modes of Operation(1)

(1) There is ^a pull-down resistor of 170kΩ on both mode pins; however, it is recommended that this pin be reduced to either high or low.

20MHz MODE

In this mode, the oversampling ratio is three. **for Different CLK Frequencies** Decreasing the OSR from 6 to 3 doubles the data rate, at the same time the performance is reduced from 16 bits to 14 bits. Note that all 16 bits of DOUT remain active in this mode. For f_{clk} = 60MHz, the data rate is 20MSPS. In addition, the group delay becomes 1 μ s or 13 DRDY cycles. In this mode the noise increases. Typical SNR performance degrades by 14dB. THD remains approximately the same.

5MHz MODE

In this mode the OSR is 12 for $f_{\text{clk}} = 60$ MHz and the data rate in 5MSPS. Typical SNR performance increases by 4dB. THD remains approximately the same.

60MHz MODE

In this mode, decimation filters are bypassed. This data output can be filtered externally by the user. For f_{clk} = 60MHz, the data rate is 60MSPS.

ANALOG POWER DISSIPATION

pin and the analog ground sets the analog current achieve the best performance. It is recommended
level as shown in Figure 40. The current is inversely that a 1uF and 0.1uF ceramic capacitor be placed as level, as shown in Figure 40. The current is inversely that a 1µF and 0.1µF ceramic capacitor be placed as P from that a 1µF and 0.1µF ceramic capacitor be placed as P from that a 1µF and 0.1µF ceramic capacitor be pl proportional to the resistor value. Table 5 shows the close to each supply pin as possible. Connect each recommended values of RBIAS for different CLK supply-pin bypass capacitor to the associated recommended values of RBIAS for different CLK frequencies. Notice that the analog current can be ground, as shown in [Figure](#page-19-0) 41. Each main supply reduced when using ^a slower frequency CLK input because the modulator has more time to settle. Avoid adding any capacitance in parallel to RBIAS, [Figure](#page-19-0) 41. since this will interfere with the internal circuitry used to set the biasing.

Figure 40. External Resistor Used to Set Analog Power Dissipation

Table 5. Recommended RBIAS Resistor Values

POWER-DOWN (PD)

When not in use, the ADS1610 can be powered down by taking the PD pin low. There is an internal pull-up resistor of 170kΩ on the \overline{PD} pin, but it is recommended that this pin be connected to DVDD if not used. Once the \overline{PD} pin is pulled high, allow at least t₁₁ (see Timing Specification Table) DRDY cycles for the modulator and the digital filter to settle before retrieving data.

POWER SUPPLIES

Two supplies are used on the ADS1610: analog (AVDD), and digital (DVDD). Each supply (other than An external resistor connected between the RBIAS DVDD pins 49 and 50) must be suitably bypassed to bus should also be bypassed with a bank of capacitors from 47μ F to 0.1μ F, as shown in

> For optimum performance, insert ^a 10Ω resistor in series with the AVDD2 supply (pin 58); the modulator clocking circuitry. This resistor decouples switching.

Figure 41. Recommended Power-Supply Bypassing

LAYOUT ISSUES

The ADS1610 is ^a very high-speed, high-resolution data converter. In order to achieve the maximum this. AGND2 carries the switching current from the performance, careful attention must be given to the printed circuit board (PCB) layout. Use good high-speed techniques for all circuitry. Critical capacitors should be placed close to pins as possible. These include capacitors directly connected to the analog and reference inputs and the power supplies. Make sure to also properly bypass all circuitry driving the inputs and references.

Two approaches can be used for the ground planes: either ^a single common plane; or two separate

planes, one for the analog grounds and one for the digital grounds. When using only one common plane, isolate the flow of current on AGND2 (pin 57) from pin 1; use breaks on the ground plane to accomplish analog clocking for the modulator and can corrupt the quiet analog ground on pin 1. When using two planes, it is recommended that they be tied together right at the PCB. Do not try to connect the ground planes together after running separately through edge connectors or cables as this reduces performance and increases the likelihood of latch-up.

In general, keep the resistances used in the driving The ADS1610 uses TI PowerPAD™ technology. The circuits for the inputs and reference low to prevent PowerPAD is physically connected to the substrate performance. Avoid having the ADS1610 digital soldered to the analog ground plane on the PCB
outputs drive heavy loads. Buffers on the outputs are surving the exposed metal pad underneath the outputs drive heavy loads. Buffers on the outputs are recommended unless the ADS1610 is connected package for proper heat dissipation. See application
directly to a DSP or controller situated nearby. In report SLMA002, located at www.ti.com, for more directly to a DSP or controller situated nearby. Additionally, make sure the digital inputs are driven details on the PowerPAD package. with clean signals as ringing on the inputs can introduce noise.

INTERFACING THE ADS1610 TO THE

Figure 42 illustrates how to directly connect the ADS1610 to the TMS320C6000 DSP. The processor controls reading using output ARE. The ADS1610 is selected using the DSP control output, CE2. The ADS1610 16-bit data output bus is directly connected to the TMS320C6000 data bus. The data ready output (DRDY) from the ADS1610 drives interrupt EXT_INT7 on the TMS320C6000.

Figure 42. ADS1610 – TMS320C6000 Interface Connection Connection

INTERFACING THE ADS1610 TO THE TMS320C5400

Figure 43 illustrates how to connect the ADS1610 to information on ADS1610 support. the TMS320C5400 DSP. The processor controls the reading using the outputs R/\overline{W} and \overline{S} . The I/O space-select signal (\overline{IS}) is optional and is used to prevent the ADS1610 RD input from being strobed when the DSP is accessing other external memory

SBAS344C–AUGUST 2005–REVISED OCTOBER 2006

of the silicon inside the package and must be

APPLICATION INFORMATION

spaces (address or data). This can help reduce the possibility of digital noise coupling into the ADS1610. **TMS320C6000** Meer not using this signal, replace NAND gate U1 with an inverter between R/\overline{W} and \overline{RD} . Two signals, IOSTRB and A15, combine using NAND gate U2 to select the ADS1610. If there are no additional devices connected to the TMS320C5400 I/O space, U2 can be eliminated. Simply connect IOSTRB directly to CS. The ADS1610 16-bit data output bus is directly connected to the TMS320C5400 data bus. The data ready output (DRDY) from the ADS1610 drives interrupt INT3 on the TMS320C5400.

Figure 43. ADS1610 – TMS320C5400 Interface

Code Composer Studio, available from TI, provides support for interfacing TI DSPs through ^a collection of data converter plug-ins. Check the TI website, located at www.ti.com/sc/dcplug-in, for the latest

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

10 x 10, 0.5 mm pitch QUAD FLATPACK

GENERIC PACKAGE VIEW

PAP 64 HTQFP - 1.2 mm max height

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

PAP0064F PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.
- 5. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT

PAP0064F PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PAP0064F PowerPAD TQFP - 1.2 mm max height TM

PLASTIC QUAD FLATPACK

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated