




ASNT6161-KMM DC-17GHz Analog Signal Selector 1-of-4

- DC to 17GHz broadband operation
- Four differential CML-type input ports and one differential CML-type output port
- Temperature-stabilized differential gain of approximately 0dB
- 1dB compression point of 0dBm
- DC-to-1GHz broadband channel selector ports
- Low jitter and limited temperature variation over industrial temperature range
- Single +4.5V or -4.5V power supply
- Power consumption: 2.1W
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFP 44-pin package





DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT6161-KMM analog signal selector 1-of-4 is intended for use in high-speed systems. The IC shown in Fig. 1 can deliver one of four different broad-band analog differential signals d0p/d0n, d1p/d1n, d2p/d2n, and d3p/d3n to its differential output qp/qn with a nominal gain of 0dB. The gain can be fine-tuned using the 4-pin control port gncr10/1/2/3 with accuracy of 0.5dB as shown in Table 1.

Table 1. Gain Control

gncr13	gncr12	gncr11	gncr10	Gain, dB	Comments
0	0	0	0	-2.0	
0	0	0	1	-1.5	
0	0	1	0	-1.0	
0	0	1	1	-0.5	
0	1	0	0	0.5	
0	1	0	1	1.0	
0	1	1	0	1.5	
0	1	1	1	2.0	
1	X	X	X	0	default state 1111

The active input selection is performed through the external high-speed dual port sel1/sel2 that is referenced to VCC. The selection logic is shown in Table 2.

Table 2. Channel Selection

sel1	sel2	Input connected to output
0	0	d0 (default state)
0	1	d2
1	0	d1
1	1	d3

The part's I/Os support the CML-type interface with on chip 50Ω termination to V_{CC} , and may be used differentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance. In particular, the specified output common-mode voltage level is guaranteed only in case of external single-ended 50Ω DC termination to V_{CC} .

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply ($V_{CC} = 0.0V = \text{ground}$), or a positive supply ($V_{EE} = 0.0V = \text{ground}$). In case of a positive supply, all I/Os need AC termination when connected to any devices with 50Ω termination to ground. In any case, the input common mode voltage level is shifted down from V_{CC} by a certain voltage of ΔV_{ICM} as specified in ELECTRICAL CHARACTERISTICS. To have the input common mode voltage equal to ground, a floating negative supply scheme detailed in Fig. 2 should be used.

For the best performance, the external 50Ω terminations for the outputs should be connected to V_{CC} , but not to ground!

Different PCB layouts will be needed for each different power supply combination.




Fig. 2. Floating Negative Supply Scheme: Potential Diagram (a) and Schematic (b)

All the characteristics detailed below assume $V_{CC} = 0.0V = \text{ground}$.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 3 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed V_{CC}).



Table 3. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-5.5	V
Power Consumption		2.6	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTION

TERMINAL			DESCRIPTION
Name	No.	Type	
High-speed Signals			
d0p	26	CML - type	Differential high speed data inputs with internal SE 500hm termination to vcc
d0n	28		
d1p	30	CML - type	
d1n	32		
d2p	4	CML - type	
d2n	6		
d3p	8	CML - type	
d3n	10		
qp	19	CML - type	Differential high speed data outputs with internal SE 500hm termination to vcc. Require external SE 500hm termination to vcc
qn	17		
Control Signals			
sel1	39	SE	High-speed input with selectable logic levels, (active: low; default: high). For the selection logic see Table 2
sel2	41	SE	
gncl0	37	CMOS	Low-speed input with internal 10KOhm termination to vcc. For the control logic see Table 1
gncl1	43	CMOS	
gncl2	15	CMOS	
gncl3	21	CMOS	
Supply and Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply rail		1, 3, 5, 7, 9, 11, 12, 14, 16, 18, 20, 22, 23, 25, 27, 29, 31, 33, 34, 36, 38, 40, 42, 44
vee	Negative power supply rail		2, 24, 35
n/c	Not connected pins		13



ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee	-4.7	-4.5	-4.3	V	±4.5%
vcc		0.0		V	External ground
I _{vee}		475		mA	
Power consumption		2140		mW	
Junction temperature	-25	50	125	°C	
Input Analog (d0p/d0n, d1p/d1n, d2p/d2n, d3p/d3n)					
Bandwidth	DC		17	GHz	-3dB
Common mode level	vcc-0.65	vcc-0.55	vcc-0.45	mV	
Input Noise Density		1.5		nV/sqrt(Hz)	
S11		-30		dB	at 1GHz
		-8		dB	at 20GHz
Output Analog (qp/qn)					
Bandwidth	DC		17	GHz	-3dB
Common mode level		vcc-0.55		V	With external 50Ohm DC termination to vcc
S22		-27		dB	at 1GHz
Small Signal Differential Gain	-2.0	0.0	+2.0	dB	
Output referred 1dB Compression Point		0		dBm	Single-Ended, 25GHz
2 nd harmonic		-55		dBc	at 1GHz
		-35		dBc	at 20GHz
3 rd harmonic		-55		dBc	at 1GHz
		-40		dBc	at 20GHz
Low-Speed Controls (gncl 0/1/2/3)					
High logic level		vcc		V	
Low logic level		vee		V	
High-Speed Control (sel1, sel2)					
Bandwidth		1		GHz	
High logic level		vcc		V	
Low logic level		vcc-3.3		V	-2.4V default state
Input current			10	uA	sink or source

PACKAGE INFORMATION

The chip die is housed in a custom 44-pin CQFP package shown in Fig. 3. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the VCC plain, which is ground for a negative supply, or power for a positive supply.

The part's identification label is ASNT6161-KMM. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 digits after the underscore represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 3. CQFP 44-Pin Package Drawing (All Dimensions in mm)



REVISION HISTORY

Revision	Date	Changes
1.3.2	05-2020	Updated Package Information
1.2.2	07-2019	Updated Letterhead
1.2.1	02-2018	Corrected Table 2. Channel Selection (d1 and d2 swapped)
1.1.1	08-2017	Corrected power supply value
1.0.1	08-2017	First release Corrected pinout diagram Corrected bandwidth Corrected description
0.1.1	08-2017	Corrected bandwidth
0.0.1	08-2016	Preliminary release