


# DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS

## **FEATURES**

- Dual Output Voltages for Split-Supply Applications
- Selectable Power Up Sequencing for DSP Applications
- -55°C to 125°C Operating Temperature
- Output Current Range of 1 A on Regulator 1 and 2 A on Regulator 2
- Fast Transient Response
- Voltage Options Are 3.3 V/2.5 V
- Open Drain Power-On Reset With 120-ms Delay
- Open Drain Power Good for Regulator 1
- Ultralow 185-μA (typical) Quiescent Current
- 2-μA Input Current During Standby
- Low Noise: 78-μVRMS Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature

- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin Ceramic Flatpack Package
- Thermal Shutdown Protection

## HKH PACKAGE (TOP VIEW)




NC - No internal connection

## **DESCRIPTION**


The TPS70358 is designed to provide a complete power management solution for TI DSP, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any TI DSP applications with power sequencing requirement. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset inputs, and enable function, provide a complete system solution.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







## **DESCRIPTION (CONTINUED)**

The TPS70358 regulator offers very low dropout voltage and dual outputs with power up sequence control, which is designed primarily for DSP applications. These devices have low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with  $47-\mu F$  low ESR capacitors.

The TPS70358 has a fixed 3.3-V/2.5-V voltage option. Regulator 1 can support up to 1 A, and regulator 2 can support up to 2 A. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low (typically 160 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 250  $\mu$ A over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1  $\mu$ A at  $T_J = 25^{\circ}$ C.

The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the  $V_{SENSE1}$  and  $V_{SENSE2}$  pins respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{OUT2}$  turns on first and  $V_{OUT1}$  remains off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. At that time  $V_{OUT1}$  is turned on. If  $V_{OUT2}$  is pulled below 83% (i.e. overload condition) of its regulated voltage,  $V_{OUT1}$  will be turned off. Pulling the SEQ terminal low reverses the power-up order and  $V_{OUT1}$  is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at  $V_{OUT1}$ . The PG1 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 1.

The TPS70358 features a RESET (SVS, POR, or power on reset). RESET is an active low, open drain output and requires a pullup resistor for normal operation. When pulled up, RESET goes to a high impedance state (i.e. logic high) after a 120-ms delay when all three of the following conditions are met. First,  $V_{\text{IN1}}$  must be above the undervoltage condition. Second, the manual reset (MR) pin must be in a high impedance state. Third,  $V_{\text{OUT2}}$  must be above approximately 95% of its regulated voltage. To monitor  $V_{\text{OUT1}}$ , the PG1 output pin can be connected to MR1 or MR2. RESET can be used to drive power on reset or a low-battery indicator. If RESET is not used, it can be left floating.

Internal bias voltages are powered by  $V_{\text{IN1}}$  and require 2.7 V for full functionality. Each regulator input has an undervoltage lockout circuit that prevents each output from turning on until the respective input reaches 2.5 V.




## ORDERING INFORMATION(1)

PRODUCT	VOLTA	T1 V <sub>OUT2</sub> (DESIGNATOR) T <sub>J</sub> NU		ORDERABLE PART	TOP-SIDE	
PRODUCT	V <sub>OUT1</sub>	V <sub>OUT2</sub>	(DESIGNATOR)	'J	NUMBER	MARKING
TPS70358M	3.3 V	2.5 V	DFP-20 (HKH)	-55°C to 125°C	TPS70358MHKH	TPS70358MHKH

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.


## **DETAILED BLOCK DIAGRAM - FIXED VOLTAGE VERSION**



NOTES: A. For most applications, V<sub>SENSE1</sub> and V<sub>SENSE2</sub> should be externally connected to V<sub>OUT</sub> as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the Application Information section. B. If the SEQ terminal is floating at the input, V<sub>OUT2</sub> powers up first.








NOTES: A.  $V_{PG}$  is the minimum input voltage for a valid PG. The symbol  $V_{PG}$  is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B.  $V_{1T}$  - Trip voltage is typically 5% lower than the output voltage (95% $V_0$ )  $V_{1T}$  to  $V_{1T+}$  is the hysteresis.

Figure 1.  $\overline{\text{RESET}}$  Timing Diagram (With  $V_{\text{IN1}}$  Powered Up and MR1 and MR2 at Logic High)



NOTES: A.  $V_{PG}$  is the minimum input voltage for a valid PG. The symbol  $V_{PG}$  is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B.  $V_{\text{IT}}$  - Trip voltage is typically 5% lower than the output voltage (95%  $V_{\text{o}}$ )  $V_{\text{IT}}$  to  $V_{\text{IT}}$  is the hysteresis.

Figure 2. PG1 Timing Diagram

### TERMINAL FUNCTIONS

TE	RMINAL	1/0	PEGGEINTION
NAME	NO.	I/O	DESCRIPTION
EN	5	I	Active low enable
GND	7		Regulator ground
MR1	4	I	Manual reset input 1, active low, pulled up internally
MR2	3	I	Manual reset input 2, active low, pulled up internally
NC	10, 11, 20		No connection
PG1	16	0	Open drain output, low when V <sub>OUT1</sub> voltage is less than 95% of the nominal regulated voltage
RESET	15	0	Open drain output, SVS (power on reset) signal, active low
SEQ	6	I	Power up sequence control: SEQ=High, V <sub>OUT2</sub> powers up first; SEQ=Low, V <sub>OUT1</sub> powers up first, SEQ terminal pulled up internally.
V <sub>IN1</sub>	1, 2	I	Input voltage of regulator 1
V <sub>IN2</sub>	8, 9	I	Input voltage of regulator 2
V <sub>OUT1</sub>	18, 19	0	Output voltage of regulator 1
V <sub>OUT2</sub>	12, 13	0	Output voltage of regulator 2
V <sub>SENSE2</sub>	14	I	Regulator 2 output voltage sense
V <sub>SENSE1</sub>	17	I	Regulator 1 output voltage sense

## **DETAILED DESCRIPTION**

The TPS70358 low dropout regulator family provides dual regulated output voltages for DSP applications that require a high performance power management solution. These devices provide fast transient response and high accuracy, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. TPS703xx family has an enable feature which puts the device in sleep mode reducing the input current to 1  $\mu$ A. Other features are the integrated SVS (power on reset, RESET) and power good (PG1). These monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS703xx, unlike many other LDOs, features very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS703xx uses a PMOS transistor to pass current. Because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

### **PIN FUNCTIONS**

## Enable

The  $\overline{EN}$  terminal is an input which enables or shuts down the device. If  $\overline{EN}$  is at a logic high signal the device is in shutdown mode. When the  $\overline{EN}$  goes to voltage low, then the device is enabled.

## Sequence

The SEQ terminal is an input that programs which output voltage ( $V_{OUT1}$  or  $V_{OUT2}$ ) is turned on first. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{OUT2}$  turns on first and  $V_{OUT1}$  remains off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. If  $V_{OUT2}$  is pulled below 83% (i.e., over load condition)  $V_{OUT1}$  is turned off. This terminal has a 6- $\mu$ A pullup current to  $V_{IN1}$ .

Pulling the SEQ terminal low reverses the power-up order and V<sub>OUT1</sub> is turned on first. For detail timing diagrams refer to Figure 35 through Figure 41.

SLVS759-JUNE 2009 www.ti.com

## Power Good (PG1)

The PG1 terminal is an open drain, active high output terminal which indicates the status of the  $V_{OUT1}$  regulator. When the  $V_{OUT1}$  reaches 95% of its regulated voltage, PG1 goes to a high impedance state. PG1 goes to a low impedance state when  $V_{OUT1}$  is pulled below 95% (i.e., over load condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pullup resistor.

## Manual Reset Pins (MR1 and MR2)

 $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  are active low input terminals used to trigger a reset condition. When either  $\overline{\text{MR1}}$  or  $\overline{\text{MR2}}$  is pulled to logic low, a POR (RESET) occurs. These terminals have a 6- $\mu$ A pullup current to  $V_{\text{IN1}}$ . It is recommended that these pins be pulled high to  $V_{\text{IN}}$  when they are not used.

## Sense (V<sub>SENSE1</sub>, V<sub>SENSE2</sub>

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, the sense terminals connect to high-impedance wide-bandwidth amplifiers through resistor-divider networks and noise pickup feeds through to the regulator output. It is essential to route the sense connections in such a way to minimize/avoid noise pickup. Adding RC networks between the  $V_{\text{SENSE}}$  terminals and  $V_{\text{OUT}}$  terminals to filter noise is not recommended because it can cause the regulators to oscillate.

### RESET Indicator

RESET is an active low, open drain output and requires a pullup resistor for normal operation. When pulled up, RESET goes to a high impedance state (i.e. logic high) after a 120-ms delay when all three of the following conditions are met. First,  $V_{IN1}$  must be above the undervoltage condition. Second, the manual reset (MR) pin must be in a high impedance state. Third,  $V_{OUT2}$  must be above approximately 95% of its regulated voltage. To monitor  $V_{OUT1}$ , the PG1 output pin can be connected to MR1 or MR2.

 $V_{IN1}$  and  $V_{IN2}$ 

 $V_{\text{IN1}}$  and  $V_{\text{IN2}}$  are inputs to the regulators.

**V**<sub>OUT1</sub> and **V**<sub>OUT2</sub>

 $V_{OUT1}$  and  $V_{OUT2}$  are output terminals of each regulator.

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V <sub>IN1</sub> , V <sub>IN2</sub>	Input voltage range (2)		-0.3 to 7	V
	Voltage range at EN		-0.3 to 7	V
V <sub>OUT1</sub> , V <sub>SENSE1</sub> , V <sub>OUT2</sub> , V <sub>SENSE2</sub>	Output violtage range		5.5	V
	Maximum RESET, PG1 voltage	7	V	
	Maximum MR1, MR2 and SEQ vol	V <sub>IN1</sub>		
	Peak output current	Internally limited		
T <sub>J</sub>	Operating virtual junction temperat	ure range	-55 to 150	°C
		θ <sub>JC</sub> (die to package top)	17.2	
	Package thermal impedance	$\theta_{JC}$ (die to package bottom)	5.49	°C/W
		38.4		
Γ <sub>stg</sub>	Storage temperature range	-65 to 150	°C	
	ESD rating (HBM, human body mo	2	kV	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
VI	Input voltage <sup>(1)</sup>	2.7	6	V	
	Output ourront	Regulator 1	0	1	^
IO	Output current	0	2	A	
$T_{J}$	Operating virtual storage temperature		-55	125	°C

<sup>(1)</sup> To calculate the minimum input voltage for maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ .

## **ELECTRICAL CHARACTERISTICS**

over operating junction temperature range ( $T_J = -55^{\circ}\text{C}$  to 125°C)  $V_{IN1}$  or  $V_{IN2} = V_{OUTX(nom)} + V$ ,  $I_{OUTX} = 1$  mA,  $\overline{\text{EN}} = 0$ ,  $C_{OUT1} = 22 \,\mu\text{F}$ ,  $C_{OUT2} = 47 \,\mu\text{F}$  (unless otherwise noted)

	PARAMETER	₹	TEST CO	TEST CONDITIONS			UNIT
		2.5 V output	$3.5 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad T_{\text{J}} = 25^{\circ}\text{C}$		2.5	1	
\ /	Output voltage <sup>(1)(2)</sup>	(V <sub>OUT2</sub> )	3.5 V < V <sub>I</sub> < 6 V		2.45	2.55	V
Vo	Output voltage (*/\=/	3.3 V output	4.3 V < V <sub>I</sub> < 6 V,	T <sub>J</sub> = 25°C	3.3	1	, v
		(V <sub>OUT1</sub> )	4.3 V < V <sub>I</sub> < 6 V		3.234	3.366	
Quies	cent current (GND current	) for regulator 1		T <sub>J</sub> = 25°C	185	1	^
and re	egulator 2, $\overline{EN} = 0 V^{(2)(1)}$	,			250	μΑ	
Load	regulation for V <sub>OUT1</sub> and V	OUT2 <sup>(3)</sup>	T <sub>J</sub> = 25°C	1		mV	
Ouput voltage line regulation for regulator 1 and regulator $2^{(1)}$		t voltage line regulation gulator 1 and regulator $V_O + 1 \ V < V_I < 6 \ V$ ,		T <sub>J</sub> = 25°C	0.01%	,	mV
		Regulator 1	V . 1 V . V . 6 V			5.6	
		Regulator 2	$V_0 + 1 V < V_1 < 6 V$			6.25	

<sup>(1)</sup> Minimum input operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output current is 1 mA

(3)  $I_0 = 1$  mA to 1 A for regulator 1 and 1 mA to 2 A for regulator 2.

<sup>(2)</sup> All voltages are tied to network ground.

<sup>(2)</sup> Input voltage(V<sub>IN1</sub> or V<sub>IN2</sub>) = V<sub>O</sub>(Typ) - 100 mV. For the 2.5-V regulators, the dropout voltage is limited by input voltage range. The 3.3-V regulator input voltage is set to 3.2 V to perform this test.

SLVS759-JUNE 2009 www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

over operating junction temperature range (T $_J$  = -55°C to 125°C)  $V_{IN1}$  or  $V_{IN2}$  =  $V_{OUTX(nom)}$  + V,  $I_{OUTX}$  = 1 mA,  $\overline{EN}$  = 0,  $C_{OUT1}$  = 22  $\mu F$ ,  $C_{OUT2}$  = 47  $\mu F$  (unless otherwise noted)

PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0 1 11 11	Regulator 1	V 0V		1.75	2.2	
Ouput current limit	Regulator 2	$V_O = 0 V$		3.8	4.5	Α
Thermal shutdown junction temp	erature			150	•	°C
		$\overline{\text{EN}} = \text{V}_{\text{I}}, \qquad \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		1	2	
I <sub>I(standby</sub> ) Standby current		$\overline{EN} = V_I$			10	μΑ
RESET TERMINAL						
Minimum input voltage for valid I	RESET	$I_{(RESET)} = 300 \mu A,$ $V_{(RESET)} \le 0.8 \text{ V}$		1	1.45	V
Trip threshold voltage		V <sub>O</sub> decreasing	92%	95%	98%	Vo
Hysteresis voltage		Measured at V <sub>O</sub>		0.5%		Vo
t <sub>(RESET)</sub> (4)		$ \overline{\text{RESET}} \text{ pulse}                                    $	80	120	160	ms
t <sub>r(RESET)</sub> (4)		Rising edge deglitch		30		μs
Output low voltage		$V_{I} = 3.5 \text{ V}, \qquad I_{(RESET)} = 1 \text{ mA}$		0.15	0.4	V
Leakage current		V <sub>(RESET)</sub> = 6 V			1	μΑ
PG TERMINAL						
Minimum input voltage for valid I	PG	$I_{(PG)} = 300 \ \mu A,$ $V_{(PG1)} \le 0.8 \ V$		1	1.45	V
Trip threshold voltage		V <sub>O</sub> decreasing	92%	95%	98%	Vo
Hysteresis voltage		Measured at V <sub>O</sub>		0.5%		Vo
t <sub>r(PG1)</sub>		Rising edge deglitch		30	-	μs
Output low voltage		$V_{I} = 2.7 \text{ V},$ $I_{(PG)} = 1 \text{ mA}$		0.15	0.4	V
Leakage current		V <sub>(PG1)</sub> = 6 V			1	μΑ
EN TERMINAL					-	
High-level EN input voltage			2			V
Low-level EN input voltage					0.7	V
Input current (EN)			-1		1	μΑ
SEQ TERMINAL						
High-level SEQ input voltage			2			V
Low-level SEQ input voltage					0.7	V
SEQ pullup current source				6		μΑ
MR1 / MR2 TERMINAL						
High-level input voltage			2			V
Low-level input voltage					0.7	V
Pullup current source				6		μΑ
V <sub>OUT2</sub> TERMINAL						
V <sub>OUT2</sub> UV comparator - positive-threshold voltage of V <sub>OUT2</sub> UV co			80% V <sub>O</sub>	83% V <sub>O</sub>	86% V <sub>O</sub>	V
V <sub>OUT2</sub> UV comparator - hysteres	is			3% V <sub>O</sub>		mV
V <sub>OUT2</sub> UV comparator - falling ed	dge deglitch <sup>(4)</sup>	V <sub>SENSE2</sub> decreasing below threshold		140		μs
Peak output current		2-ms pulse width		3		Α
Discharge transistor current		V <sub>OUT2</sub> = 1.5 V		7.5		mA
V <sub>OUT1</sub> TERMINAL						
V <sub>OUT1</sub> UV comparator - positive-threshold voltage of V <sub>OUT1</sub> UV co			80% V <sub>O</sub>	83% V <sub>O</sub>	86% V <sub>O</sub>	V
V <sub>OUT1</sub> UV comparator - hysteres	is			3% V <sub>O</sub>		mV
V <sub>OUT1</sub> UV comparator - falling ed	dge deglitch	V <sub>SENSE1</sub> decreasing below threshold		140	•	μs

(4) Not production tested. Specified by design.



## **ELECTRICAL CHARACTERISTICS (continued)**

over operating junction temperature range (T<sub>J</sub> =  $-55^{\circ}$ C to 125°C) V<sub>IN1</sub> or V<sub>IN2</sub> = V<sub>OUTX(nom)</sub> + V, I<sub>OUTX</sub> = 1 mA,  $\overline{EN}$  = 0, C<sub>OUT1</sub> = 22  $\mu$ F, C<sub>OUT2</sub> = 47  $\mu$ F (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
Dropout voltage <sup>(5)</sup>	I <sub>O</sub> = 1 A,	$V_{IN1} = 3.2 V,$	$T_{J} = 25C$		160		mV
Diopout voitage ·	$I_O = 1 A$ ,	$V_{IN1} = 3.2 \text{ V}$				400	IIIV
Peak output current	2-ms pulse width				1.2		Α
Discharge transistor current	V <sub>OUT1</sub> = 1.5 V				7.5		mA
VIN1 / VIN2 TERMINAL							
UVLO threshold				2.3		2.65	V
UVLO hysteresis					110		mV

<sup>(5)</sup> Input voltage( $V_{IN1}$  or  $V_{IN2}$ ) =  $V_O(Typ)$  - 100 mV. For the 2.5-V regulators, the dropout voltage is limited by input voltage range. The 3.3-V regulator input voltage is set to 3.2 V to perform this test.




## TYPICAL CHARACTERISTICS


## **Table 1. TPS70358M**

	VOLT	VOLTAGE (V)  V <sub>OUT1</sub> V <sub>OUT2</sub> PACKAGE-LEAD (DESIGNATOR)		SPECIFIED	ORDERING	TOP-SIDE	
PRODUCT	V <sub>OUT1</sub>	V <sub>OUT2</sub>	(DESIGNATOR)	TEMPERATURE RANGE (T <sub>J</sub> )	NUMBER	MARKING	
TPS70358M	3.3 V	2.5 V	DFP-20 (HKH)	–55°C to 125°C	TPS70358MHKH	TPS70358MHKH	

## **Table 2. Table of Graphs**

			FIGURE
W	Output welters	vs Output current	Figure 3, Figure 4
Vo	Output voltage	vs Junction temperature	Figure 5, Figure 6
	Ground current	vs Junction temperature	Figure 7
PSRR	Power supply rejection ratio	vs Frequency	Figure 8 - Figure 11
	Output spectral noise density	vs Frequency	Figure 12 - Figure 15
Z <sub>O</sub>	Output impedance	vs Frequency	Figure 16 - Figure 19
	Drama ut valta va	vs Temperature	Figure 20, Figure 21
	Dropout voltage	vs Input voltage	Figure 22, Figure 23
	Load transient response		Figure 24, Figure 25
	Line transient response		Figure 26, Figure 27
Vo	Output voltage and enable voltage	vs Time (start-up)	Figure 28, Figure 29
	Equivalent series resistance	vs Output current	Figure 31 - Figure 34





Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

## **TPS70351 OUTPUT VOLTAGE**






Figure 5.

## TPS70351 **OUTPUT VOLTAGE**

## JUNCTION TEMPERATURE



### TPS70351 **GROUND CURRENT** ٧S







Figure 7.

SLVS759-JUNE 2009 www.ti.com

## TPS70351 OUTPUT VOLTAGE vs


## JUNCTION TEMPERATURE (continued)

# TPS70351 POWER SUPPLY REJECTION RATIO




## Figure 8. TPS70351

## POWER SUPPLY REJECTION RATIO




# TPS70351 POWER SUPPLY REJECTION RATIO



TPS70351
POWER SUPPLY REJECTION RATIO

Figure 9.

### vs FREQUENCY




## TPS70351 OUTPUT VOLTAGE

### ٧S


## **JUNCTION TEMPERATURE (continued)**

## OUTPUT SPECTRAL NOISE DENSITY



## Figure 12.

## **OUTPUT SPECTRAL NOISE DENSITY**



## Figure 14.

## OUTPUT SPECTRAL NOISE DENSITY vs





Figure 13.

# OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY





## TPS70351 OUTPUT VOLTAGE vs

## **JUNCTION TEMPERATURE (continued)**

## OUTPUT IMPEDANCE






Figure 16.

## OUTPUT IMPEDANCE

### vs FREQUENCY




Figure 18.

## OUTPUT IMPEDANCE vs FREQUENCY




Figure 17.

## **OUTPUT IMPEDANCE**

## FREQUENCY




Figure 19.

Dropout Voltage - mV

## TPS70351 OUTPUT VOLTAGE vs

## **JUNCTION TEMPERATURE (continued)**




Figure 20.
TPS70302
DROPOUT VOLTAGE
vs
INPUT VOLTAGE




Figure 22.

TPS70351
DROPOUT VOLTAGE
vs





Figure 21.
TPS70302
DROPOUT VOLTAGE
vs
INPUT VOLTAGE




Instruments

Texas

SLVS759-JUNE 2009 www.ti.com

## **TPS70351 OUTPUT VOLTAGE**

## **JUNCTION TEMPERATURE (continued)**



t - Time - μs

Figure 26.

0

80

 $\boldsymbol{t}$  - Time -  $\boldsymbol{\mu}$  s


Figure 27.

## TPS70351 OUTPUT VOLTAGE

### ٧S

## **JUNCTION TEMPERATURE (continued)**

**OUTPUT VOLTAGE AND ENABLE VOLTAGE** 



## **OUTPUT VOLTAGE AND ENABLE VOLTAGE**




Figure 29.






Figure 30. Test Circuit for Typical Regions of Stability



# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)<sup>(1)</sup> vs



TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)<sup>(1)</sup>



TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)<sup>(1)</sup>
vs
OUTPUT CURRENT




Figure 32.

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)(1)
vs




Figure 34.

C

ESR - Equivalent Series Resistance -

## **APPLICATION INFORMATION**


## **Sequencing Timing Diagrams**

The following figures provide a timing diagram of how this device functions in different configurations.

### SEQ = Low

## Application Conditions Not Shown in Block Diagram:


 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic low; PG1 is tied to MR2; MR1 is not used and is connected to  $V_{IN}$ .



## **Explanation of Timing Diagram:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic low, when  $\overline{\text{EN}}$  is taken to logic low,  $V_{\text{OUT1}}$  turns on.  $V_{\text{OUT2}}$  turns on after  $V_{\text{OUT1}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When  $\overline{\text{EN}}$  is returned to logic high, both devices power down and both PG1 (tied to  $\overline{\text{MR2}}$ ) and  $\overline{\text{RESET}}$  return to logic low.






NOTE A: t1 - Time at which both  $V_{\text{\tiny OUT1}}$  and  $V_{\text{\tiny OUT2}}$  are greater than the PG thresholds and  $\overline{\text{MR1}}$  is logic high.

Figure 35. Timing When SEQ = Low

## SEQ = High


## Application Conditions Not Shown in Block Diagram:

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is not used and is connected to  $VI_N$ .



## **Explanation of Timing Diagram:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken to logic low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When  $\overline{\text{EN}}$  is returned to logic high, both devices turn off and both PG1 (tied to  $\overline{\text{MR2}}$ ) and  $\overline{\text{RESET}}$  return to logic low.



NOTE A: t1 - Time at which both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  are greater than the PG thresholds and  $\overline{\text{MR1}}$  is logic high.


Figure 36. Timing When SEQ = High

SLVS759-JUNE 2009 www.ti.com

## Toggled MR1


## Application Conditions Not Shown in Block Diagram:

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is initially at logic high but is eventually toggled.



## **Explanation of Timing Diagram:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When  $\overline{\text{MR1}}$  is taken low,  $\overline{\text{RESET}}$  returns to logic low but the outputs remain in regulation. When  $\overline{\text{MR1}}$  is returned to logic high, since both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  remain above 95% of their respective regulated output voltages and  $\overline{\text{MR2}}$  (tied to PG1) remains at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay.




NOTE A: t1 - Time at which both  $V_{\text{OUT}1}$  and  $V_{\text{OUT}2}$  are greater than the PG thresholds and  $\overline{\text{MR1}}$  is logic high.

Figure 37. Timing When MR1 is Toggled

## **V<sub>OUT1</sub> FAULT**

## Application Conditions Not Shown in Block Diagram:

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is not used and is connected to  $V_{IN}$ .




SLVS759-JUNE 2009 www.ti.com



## **Explanation of Timing Diagram:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When a fault on  $V_{\text{OUT1}}$  causes it to fall below 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic low.



NOTE A: t1 - Time at which both  $V_{\text{out1}}$  and  $V_{\text{out2}}$  are greater than the PG thresholds and  $\overline{\text{MR1}}$  is logic high.


Figure 38. Timing When a Fault Occurs on V<sub>OUT1</sub>

24

## V<sub>OUT2</sub> FAULT

## Application Conditions Not Shown in Block Diagram:

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to  $\overline{MR2}$ ;  $\overline{MR1}$  is not used and is connected to  $V_{IN}$ .




## **Explanation of Timing Diagram:**

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and  $\overline{\text{RESET}}$  are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken low,  $V_{\text{OUT2}}$  turns on.  $V_{\text{OUT1}}$  turns on after  $V_{\text{OUT2}}$  reaches 83% of its regulated output voltage. When  $V_{\text{OUT1}}$  reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high,  $\overline{\text{RESET}}$  is pulled to logic high after a 120-ms delay. When a fault on  $V_{\text{OUT2}}$  causes it to fall below 95% of its regulated output voltage,  $\overline{\text{RESET}}$  returns to logic low and  $V_{\text{OUT1}}$  begins to power down because SEQ is high. When  $V_{\text{OUT1}}$  falls below 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) returns to logic low.








NOTE A: t1 - Time at which both  $V_{\text{out1}}$  and  $V_{\text{out2}}$  are greater than the PG thresholds and  $\overline{\text{MR1}}$  is logic high.

Figure 39. Timing When a Fault Occurs on V<sub>OUT2</sub>

## **Split Voltage DSP Application**

Figure 40 shows a typical application where the TPS70358 is powering up a DSP. In this application, by grounding the SEQ pin,  $V_{OUT1}(I/O)$  is powered up first, and then  $V_{OUT2}(core)$ .




NOTE A: t1 - Time at which both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  are greater than the PG1 thresholds and  $\overline{\text{MR1}}$  is logic high.

Figure 40. Application Timing Diagram (SEQ = Low)

SLVS759-JUNE 2009 www.ti.com



Figure 41 shows a typical application where the TPS70358 is powering up a DSP. In this application, by pulling up the SEQ pin,  $V_{OUT2}(Core)$  is powered up first, and then  $V_{OUT1}(I/O)$ .



NOTE A: t1 - Time at which both  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  are greater than the PG1 thresholds and  $\overline{\text{MR1}}$  is logic high.

Figure 41. Application Timing Diagram (SEQ = High)

## **Input Capacitor**

For a typical application, a ceramic input bypass capacitor (0.22  $\mu F$  – 1  $\mu F$ ) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents causes the input voltage to droop. If this droop causes the input voltage to drop below

Submit Documentation Feedback



the UVLO threshold, the device turns off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

## **Output Capacitor**

As with most LDO regulators, the TPS70358 requires an output capacitor connected between each OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value for  $V_{\text{OUT1}}$  is 22  $\mu\text{F}$  and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 800 m $\Omega$ . The minimum recommended capacitance value for  $V_{\text{OUT2}}$  is 47  $\mu\text{F}$  and the ESR must be between 50 m $\Omega$  and 2  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Below is a partial listing of surface-mount capacitors usable with the TPS703xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

VALUE	MANUFACTURER	PART NO.
680 μF	Kemet	T510X6871004AS
470 μF	Sanyo	4TPB470M
150 μF	Sanyo	4TPC150M
220 μF	Sanyo	2R5TPC220M
100 μF	Sanyo	6TPC100M
68 μF	Sanyo	10TPC68M
68 μF	Kemet	T495D6861006AS
47 μF	Kemet	T495D4761010AS
33 μF	Kemet	T495C3361016AS
22 μF	Kemet	T495C2261010AS

## **Regulator Protection**

Both TPS70358 PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS70358 also features internal current limiting and thermal protection. During normal operation, the TPS70358 regulator 1 limits output current to approximately 1.75 A (typ) and regulator 2 limits output current to approximately 3.8 A (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



www.ti.com 5-May-2022

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS70358MHKH	LIFEBUY	CFP	HKH	20	25	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125	TPS70358MHKH	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**




## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS70358MHKH	HKH	CFP	20	25	506.98	26.16	6220	NA



CERAMIC DUAL FLATPACK




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This package is hermetically sealed with a metal lid.
   The terminals are gold plated.



CERAMIC DUAL FLATPACK



HEATSINK LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated