Not Recommended For New Designs



NBM[™] in a VIA[™] Package Bus Converter

NBM3814x60E12A7yzz




Non-Isolated, Fixed-Ratio DC-DC Converter

Features & Benefits

- Up to 170A continuous low-voltage-side current
- Fixed transformation ratio (K) of 1/5
- Up to 1046W/in³ power density
- 97.8% peak efficiency
- · Bidirectional operation capability
- Integrated ceramic capacitance filtering
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 3814 package
- High MTBF
- Thermally enhanced VIA package

Typical Applications

- DC Power Distribution
- Information and Communication Technology (ICT) Equipment
- High-End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High-Density Energy Systems
- Transportation



Product Description

The NBM3814x60E12A7yzz in a VIA package is a high-efficiency Bus Converter, operating from a 36 to $60V_{DC}$ high-voltage bus to deliver a non-isolated 7.2 to $12V_{DC}$ unregulated, low voltage.

This unique, ultra-low-profile module incorporates DC-DC conversion and integrated filtering in a chassis- or PCB-mount form factor.

The NBM offers low noise, fast transient response and industry-leading efficiency and power density.

Leveraging the thermal and density benefits of Vicor VIA packaging technology, the NBM module offers flexible thermal management options with very low top- and bottom-side thermal impedances.

When combined with downstream Vicor DC-DC conversion components and regulators, the NBM allows the Power Design Engineer to employ a simple, low-profile design, which will differentiate the end system without compromising on cost or performance metrics.

The NBM non-isolated topology allows start up and steady-state operation in forward and reverse directions. It provides bidirectional protections. However if the powertrain is disabled by any protection and V_{LO} is present, then a voltage equal to V_{LO} minus two diode drops will appear on the high-voltage side.




Part Ordering Information

Product Function	Package Length	Package Width	Package Type	Max High-Side Voltage	High-Side Voltage Range Ratio	Max	Max Low-Side Current	Product Grade (Case Temperature)	Option Field
NBM	38	14	Х	60	E	15	A7	у	ZZ
NBM = Non-Isolated Bus Converter Module	Length in Inches x 10	Width in Inches x 10	B = Board VIA V = Chassis VIA		Internal Reference		C = -20 to 100°C ^[a] T = -40 to 100°C ^[a]	00 = Chassis/Always On 04 = Short Pin/Always On 08 = Long Pin/Always On	


[[]a] High-Temperature Current Derating may apply; See Figure 1, specified thermal operating area.



Typical Applications




NBM3814x60E12A7yzz at point-of-load providing fixed ratio step-down DC-DC conversion to PoL devices. NBM is operating in forward direction.



NBM3814x60E12A7yzz providing fixed ratio step-up DC-DC conversion. NBM is operating in reverse direction.

Pin Configuration



Pin Descriptions

Pin Number	Signal Name	Туре	Function
1, 2	+HI	HIGH SIDE POWER	High-voltage-side positive power terminal
3, 4	+LO	LOW SIDE POWER	Low-voltage-side positive power terminal
10, 11, 12, 13 PGND POWER RETURN		POWER RETURN	Common negative power terminal

Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+HI to PGND		-1	80	V
HI_DC or LO_DC Slew Rate			1	V/µs
+LO to PGND		-1	16	V
Isolation Voltage / Dielectric Withstand ^[b]	High-voltage side to case	N/A		V_{DC}
	High-voltage side to low-voltage side	N/A		V_{DC}
	Low-voltage side to case	N/A		V_{DC}

[[]b] The PGND of the NBM in a VIA package is directly connected to the case. The NBM does not contain any insulation (isolation) from high-voltage side to low-voltage side.



Electrical Specifications

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
General Powe	rtrain Specificati	on – Forward Direction Operation (High-Voltage Si	de to Low	-Voltage Si	de)		
HI-Side Voltage Range, (Continuous)	V_{HI_DC}		36		60	V	
HI-Side Voltage Initialization Threshold	$V_{\mu C_ACTIVE}$	HI-side voltage where internal controller is initialized, (powertrain inactive)			15	V	
HI-Side Quiescent Current		Disabled, $V_{HI_DC} = 54V$		7		mA	
TII-Side Quiescent Current	$I_{HI_{Q}}$	T _{CASE} ≤ 100°C			12	IIIA	
		$V_{HLDC} = 54V$, $T_{CASE} = 25$ °C		10	12		
No-Load Power Dissipation	D	$V_{HI_DC} = 54V$	8		19	۱۸/	
No-Load Power Dissipation	P_{HI_NL}	V _{HI_DC} = 36 – 60V, T _{CASE} = 25 °C			14	W	
		V _{HI_DC} = 36 - 60V			22		
HI-Side Inrush Current Peak	I _{HI INR PK}	$V_{HL,DC} = 60V$, $C_{LO_EXT} = 3000 \mu F$, $R_{LOAD_LO} = 20\%$ of full-load current		15		А	
		T _{CASE} ≤ 100°C			50		
DC HI-Side Current	I _{HI_IN_DC}	At $I_{LO_OUT_DC} = 170A$, $T_{CASE} \le 90^{\circ}C$			34.4	А	
Transformation Ratio	К	High voltage to low voltage, $K = V_{LO_DC} / V_{HI_DC}$, at no load		1/5		V/V	
LO-Side Current (Continuous)	I _{LO_OUT_DC}	T _{CASE} ≤ 90°C			170	А	
LO-Side Current (Pulsed)	I _{LO_OUT_PULSE}	10ms pulse, 25% duty cycle, I _{LO_OUT_AVG} ≤ 50% rated I _{LOC_OUT_DC}			200	А	
		$V_{HI_DC} = 54V$, $I_{LO_OUT_DC} = 170A$	96.5	97		%	
Efficiency (Ambient)	η_{AMB}	$V_{HI_DC} = 36V$ to 60V, $I_{LO_OUT_DC} = 170A$	95.6				
		$V_{HI_DC} = 54V$, $I_{LO_OUT_DC} = 85A$	97.3	97.8			
Efficiency (Hot)	η_{HOT}	$V_{HI_DC} = 54V$, $I_{LO_OUT_DC} = 170A$, $T_{CASE} = 90$ °C	96.2	96.5		%	
Efficiency (Over Load Range)	η _{20%}	34A < I _{LO_OUT_DC} < 170A	95			%	
	R _{LO_COLD}	$V_{HI_DC} = 54V$, $I_{LO_OUT_DC} = 170A$, $T_{CASE} = -40$ °C	0.5	1.1	1.5		
LO-Side Output Resistance	R _{LO_AMB}	$V_{HI_DC} = 54V$, $I_{LO_OUT_DC} = 170A$	0.8	1.3	1.8	mΩ	
	R _{LO_HOT}	V _{HI_DC} = 54V, I _{LO_OUT_DC} = 170A, T _{CASE} = 90°C	1.1	1.7	2.0		
Switching Frequency	F _{SW}	LO-side voltage ripple frequency = 2x F _{SW}	1.02	1.07	1.12	MHz	
LO-Side Voltage Ripple	V _{LO OUT PP}	$C_{LO_EXT} = 0\mu F$, $I_{LO_OUT_DC} = 170A$, $V_{HI_DC} = 54V$, $20MHz~BW$		125		mV	
J 11	23_001_11	T _{CASE} ≤ 100°C			400		



Electrical Specifications (Cont.)

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
General Powertrain	n Specification	 Forward Direction Operation (High-Voltage Side to 	Low-Vol	tage Side),	Cont.	
Effective HI-Side Capacitance (Internal)	C _{HI_INT}	Effective value at 54V _{HLDC}		16.80		μF
Effective LO-Side Capacitance (Internal)	C _{LO_INT}	Effective value at 10.8V _{LO_DC}		140		μF
Rated LO-Side Capacitance (External)	C _{LO_OUT_EXT}	Excessive capacitance may drive module into short circuit protection			3000	μF
Rated LO-Side Capacitance (External), Parallel Array Operation	C _{LO_OUT_AEXT}	$C_{LO_OUT_AEXT}$ Max = N • 0.5 • $C_{LO_OUT_EXT\ MAX}$, where N = the number of units in parallel				
D d D d.			*.l. (. l.	M. Ir.	. 1.7	
Powertrain Protect	tion Specificat	tion – Forward Direction Operation (High-Voltage S	ide to Lov	w-Voltage S	oide)	
Auto Restart Time	t _{AUTO_RESTART}	Start up into a persistent fault condition. Non-latching fault detection given $V_{HI_DC} > V_{HI_UVLO+}$	940		1010	ms
HI-Side Overvoltage Lockout Threshold	V _{HI_OVLO+}		63	66	69	V
Hi Side Overvoltage Recovery Threshold	V _{HI_OVLO} _		60	63	66	V
HI-Side Overvoltage Lockout Hysteresis	V _{HI_OVLO_HYST}			3		V
HI-Side Overvoltage Lockout Response Time	t _{HI_OVLO}			30		μs
HI-Side Undervoltage Lockout Threshold	V _{HI_UVLO} _		28	30	32	V
HI-Side Undervoltage Recovery Threshold	V _{HI_UVLO+}		32	34	36	V
HI-Side Undervoltage Lockout Hysteresis	V _{HI_UVLO_HYST}			4		V
HI-Side Undervoltage Lockout Response Time	t _{HI_UVLO}			100		μs
HI-Side Undervoltage Start-Up Delay	t _{HI_UVLO+_DELAY}	From $V_{HL_DC} = V_{HL_UVLO+}$ to powertrain active (i.e., one time start-up delay from application of V_{HL_DC} to V_{LO_DC})		30		ms
HI-Side Soft-Start Time	t _{HI_SOFT-START}	From powertrain active. Fast current limit protection disabled during soft start		1		ms
LO-Side Overcurrent Trip Threshold	I _{LO_OUT_OCP}		201	220	320	А
LO-Side Overcurrent Response Time Constant	t _{LO_OUT_OCP}	Effective internal RC filter		4		ms
LO-Side Short Circuit Protection Trip Threshold	I _{LO_OUT_SCP}		250			А
LO-Side Short Circuit Protection Response Time	t _{LO_OUT_SCP}			1		μs
Overtemperature Shutdown Threshold	t _{OTP+}	Temperature sensor located inside controller IC	125			°C
Overtemperature Recovery Threshold	t _{OTP}		105	110	115	°C
Undertemperature Shutdown Threshold	t _{UTP}	Temperature sensor located inside controller IC; Protection not available for M-Grade units.			-45	°C
Undertemperature Restart Time	t _{UTP_RESTART}	Start up into a persistent fault condition. Non-latching fault detection given $V_{Hl_DC} > V_{Hl_UVLO+}$		3		S



Electrical Specifications (Cont.)

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
General Powe	ertrain Specificat	ion – Reverse Direction Operation (Low-Voltage S	side to High-	Voltage Si	de)	
LO-Side Voltage Range, (Continuous)	V_{LO_DC}		7.2		12.0	V
		V _{LO_DC} = 10.8V, T _{CASE} = 25°C		10	12	
No-Load Power Dissipation	D	$V_{LO_DC} = 10.8V$	8.0		19	W
NO-LOAG POWER DISSIPATION	P _{LO_NL}	$V_{LO_DC} = 7.2 - 12.0V, T_{CASE} = 25^{\circ}C$			14	VV
		$V_{LO_DC} = 7.2 - 12.0V$			22	
DC LO-Side Current	I _{LO_IN_DC}	At I _{HI_DC} = 34A, T _{CASE} ≤ 90°C			172	А
HI-Side Current (Continuous)	I _{HI_OUT_DC}	T _{CASE} ≤ 90°C			34	А
HI-Side Current (Pulsed)	I _{HI_OUT_PULSE}	10ms pulse, 25% duty cycle, $I_{H_OUT_AVG} \le 50\%$ rated $I_{H_OUT_DC}$			40.8	А
		$V_{LO_DC} = 10.8V$, $I_{HI_OUT_DC} = 34A$	96.1	96.6		
Efficiency (Ambient)	η_{AMB}	V_{LO_DC} = 7.2V to 12.0V, $I_{HI_OUT_DC}$ = 34A	95.2			%
		$V_{LO_DC} = 10.8V$, $I_{HI_OUT_DC} = 17A$	97.3	97.8		
Efficiency (Hot)	η_{HOT}	V _{LO_DC} = 10.8V, I _{HI_OUT_DC} = 34A, T _{CASE} = 90°C	95.8	96.1		%
Efficiency (Over Load Range)	η _{20%}	6.80A < I _{HI_OUT_DC} < 34A	94.5			%
	R _{HI_COLD}	$V_{LO_DC} = 10.8V$, $I_{HI_OUT_DC} = 34A$, $T_{CASE} = -40$ °C	22	39	49	
Hi Side Output Resistance	R _{HI_AMB}	$V_{LO_DC} = 10.8V, I_{HI_OUT_DC} = 34A$	28	49	72	mΩ
	R _{HI_HOT}	V _{LO_DC} = 10.8V, I _{HI_OUT_DC} = 34A, T _{CASE} = 90°C	36	58	70	
HI-Side Voltage Ripple	V _{HI} OUT PP	$C_{HI_OUT_EXT} = 0\mu F$, $I_{HI_OUT_DC} = 34A$, $V_{LO_DC} = 10.8V$, $20MHz~BW$		625		mV
3 ,,	00	T _{CASE} ≤ 100°C			1500	



Electrical Specifications (Cont.)

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Powertrain Prot	ection Specifica	ation – Reverse Direction Operation (Low-Voltage Si	de to Higl	n-Voltage S	Side)	
Rated HI-Side Capacitance (External)	C _{HI_OUT_EXT}	Excessive capacitance may drive module into short circuit protection when starting from low-voltage side to high-voltage side			100	μF
LO-Side Overvoltage Lockout Threshold	V _{LO_OVLO+}		12.8	13.2	13.6	V
LO-Side Overvoltage Recovery Threshold	V _{HI_OVLO}		12	12.6	13.2	V
LO-Side Overvoltage Lockout Response Time	t _{HI_OVLO}			30		μs
LO-Side Undervoltage Lockout Threshold	V _{LO_UVLO} -		5.6	6	6.4	V
LO-Side Undervoltage Recovery Threshold	V _{HI_UVLO+} -		6.4	6.8	7.2	V
LO-Side Undervoltage Lockout Response Time	t _{LO_UVLO}			100		μs
HI-Side Overcurrent Trip Threshold	I _{HI_OUT_OCP}	Powertrain is stopped but current can flow from LO side to HI side through MOSFET body diodes	40	44	64	А
HI-Side Overcurrent Response Time Constant	t _{HI_OUT_OCP}	Effective internal RC filter		4		ms
HI-Side Short Circuit Protection Trip Threshold	I _{HI_SCP}	Powertrain is stopped but current can flow from LO side to HI side through MOSFET body diodes	50			А
HI-Side Short Circuit Protection Response Time	t _{HI_SCP}			1		μs



Operating Area




Figure 1 — Specified thermal operating area

- 1. The NBM in a VIA package is cooled through the non-pin-side case.
- 2. The thermal rating is based on typical measured device efficiency.
- 3. The case temperature in the graph is the measured temperature of the non-pin-side housing, such that the internal operating temperature does not exceed 125°C.




Figure 2 — Specified electrical operating area using rated $R_{LO\ HOT}$






Figure 3 — Specified HI-side start-up into load current and external capacitance

Timing Diagram (Forward Direction)



Timing Diagram (Reverse Direction)



Application Characteristics

Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.




Figure 4 — No-load power dissipation vs. V_{HI_DC}




Figure 6 — Efficiency at $T_{CASE} = -40$ °C




Figure 8 — Efficiency at $T_{CASE} = 25$ °C




Figure 5 — Full-load efficiency vs. temperature




Figure 7 — Power dissipation at $T_{CASE} = -40$ °C




Figure 9 — Power dissipation at $T_{CASE} = 25^{\circ}C$

Application Characteristics (Cont.)

Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.




Figure 10 — Efficiency at $T_{CASE} = 85^{\circ}C$




Figure 12 — R_{LO} vs. temperature; nominal V_{HI_DC} $I_{LO_DC} = 170A$ at $T_{CASE} = 85^{\circ}C$




Figure 11 — Power dissipation at $T_{CASE} = 85^{\circ}C$




Figure 13 — $V_{LO_OUT_PP}$ vs. I_{LO_DC} ; no external $C_{LO_OUT_EXT.}$ Board-mounted module, scope setting: 20MHz analog BW

Application Characteristics (Cont.)

Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.




Figure 14 — Full-load LO-side voltage ripple, 300μF C_{HI_IN_EXT}; no external C_{LO_OUT_EXT}. Board-mounted module, scope setting: 20MHz analog BW




Figure 16 — 170 – 0A transient response: $C_{HI\ IN\ EXT} = 300\mu F$, no external $C_{LO\ OUT\ EXT}$




Figure 18 — Reverse start up from application of $V_{LO_DC} = 10.8V$, 20% I_{HI_DC} , 100% $C_{HI_OUT_EXT}$




Figure 15 — 0 – 170A transient response: $C_{HI_IN_EXT} = 300\mu F$, no external $C_{LO_OUT_EXT}$




Figure 17 — Forward start up from application of V_{HI_DC} = 54V, 20% I_{LO_DC} , 100% $C_{LO_OUT_EXT}$

General Characteristics

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Mechanical				F1 3
Length	L	Lug (Chassis) Mount	95.34 [3.75]	95.59 [3.76]	95.84 [3.77]	mm [in]
Length	L	PCB (Board) Mount	95.34 [3.75]	95.59 [3.76]	95.84 [3.77]	mm [in]
Width	W		35.29 [1.39]	35.54 [1.40]	35.79 [1.41]	mm [in]
Height	Н		9.019 [0.355]	9.40 [0.37]	9.781 [0.385]	mm [in]
Volume	Vol	Without heatsink		31.93 [1.95]		cm³ [in³]
Weight	W			130.4 [4.6]		g [oz]
Pin Material		C145 copper, 1/2 hard				
Underplate		Low-stress ductile Nickel	50		100	μin
Pin Finish (Gold)		Palladium	0.8		6	μin
Till Tillish (Gold)		Soft Gold	0.12		2	μπ
Pin Finish (Tin)		Whisker-resistant matte Tin	200		400	μin
		Thermal				
			40		125	
Operating Internal Temperature	T _{INT}	NBM3814x60E12A7yzz (T-Grade)	-40 30		125	
		NBM3814x60E12A7yzz (C-Grade) NBM3814x60E12A7yzz (T-Grade), derating applied, see safe thermal	-20 -40		125	°C
Operating Case Temperature	T _{CASE}	operating area NBM3814x60E12A7yzz (C-Grade), derating applied, see safe thermal operating area	-20		100	
Thermal Resistance Pin Side	$\theta_{\text{INT_PIN_SIDE}}$	Estimated thermal resistance to maximum temperature internal component from isothermal pin/terminal-side housing		1.2		°C/W
Thermal Resistance Housing	θ_{HOU}	Estimated thermal resistance of thermal coupling between the pin-side and non-pin-side case surfaces		0.47		°C/W
Thermal Resistance Non-Pin Side	$\theta_{\text{INT_NON_PIN_SIDE}}$	Estimated thermal resistance to maximum temperature internal component from isothermal non-pin/non-terminal housing		0.70		°C/W
Thermal Capacity		_		52		Ws/°C
		Assembly				
Storage Temperature	T _{ST}	NBM3814x60E12A7yzz (T-Grade)	-40		125	°C
J 1	31	NBM3814x60E12A7yzz (C-Grade)	-40		125	°C
ESD Withstand	ESD _{HBM}	Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to <2kV)	1000			
EJD WILLISTATIO	ESD _{CDM}	Charge Device Model, "JESD 22-C101-E" Class II (200V to <500V)	200			



General Characteristics (Cont.)

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit			
	Safety								
Isolation Capacitance	C _{HI_LO}	Unpowered unit	N/A	N/A	N/A	pF			
Isolation Resistance	R _{HI_LO}	At 500V _{DC}	0			MΩ			
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		2.2		MHrs			
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		3.6		MHrs			
		cTÜVus EN 60950-1							
Agency Approvals / Standards		cURus UL60950-1							
		CE Marked for Low Voltage Directive and	d RoHS Recast D	irective, as app	licable				



NBM in a VIA Package




Figure 19 — NBM DC model (Forward direction)

The NBM uses a high frequency resonant tank to move energy from the high-voltage side to the low-voltage side and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the HI-side voltage and the LO-side current. A small amount of capacitance embedded in the high-voltage-side and low-volatge-side stages of the module is sufficient for full functionality and is key to achieving high power density.

The NBM3814x60E12A7yzz can be simplified into the model shown in Figure 19.

At no load:

$$V_{LO} = V_{HI} \bullet K \tag{1}$$

K represents the "turns ratio" of the NBM. Rearranging Equation 1:

$$K = \frac{V_{LO}}{V_{HI}} \tag{2}$$

In the presence of a load, V_{LO} is represented by:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R_{LO} \tag{3}$$

and I_{IO} is represented by:

$$I_{LO} = \frac{I_{HI} - I_{HI_Q}}{K} \tag{4}$$

 R_{LO} represents the impedance of the NBM and is a function of the R_{DS_ON} of the HI-side and LO-side MOSFETs, PC board resistance of HI-side and LO-side boards and the winding resistance of the power auto-transformer. I_{HI_Q} represents the HI-side quiescent current of the NBM controller, gate drive circuitry, and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that $R_{LO}=0\Omega$ and $I_{HI-Q}=0A$, Equation 3 now becomes Equation 1 and is essentially load independent, resistor R is now placed in series with V_{HI} .




Figure 20 — K = 1/5 NBM with series HI-side resistor

The relationship between V_{HI} and V_{LO} becomes:

$$V_{IO} = (V_{HI} - I_{HI} \bullet R) \bullet K \tag{5}$$

Substituting the simplified version of Equation 4 (I_{HI_Q} is assumed = 0A) into Equation 5 yields:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R \bullet K^2 \tag{6}$$

This is similar in form to Equation 3, where R_{LO} is used to represent the characteristic impedance of the NBM. However, in this case a real resistor, R, on the high-voltage side of the NBM is effectively scaled by K^2 with respect to the low-voltage side.

Assuming that R = 1Ω , the effective R as seen from the low-voltage side is $40m\Omega$, with K = 1/5.

A similar exercise can be performed with the additon of a capacitor or shunt impedance at the high-voltage side of the NBM. A switch in series with $V_{\rm HI}$ is added to the circuit. This is depicted in Figure 21.




Figure 21 — NBM with HI-side capacitor

A change in $V_{\rm HI}$ with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{HI}}{dt} \tag{7}$$

Assume that with the capacitor charged to V_{HI} , the switch is opened and the capacitor is discharged through the idealized NBM. In this case,

$$I_C = I_{LO} \bullet K \tag{8}$$

substituting Equation 1 and 8 into Equation 7 reveals:

$$I_{LO}(t) = \frac{C}{K^2} \bullet \frac{dV_{LO}}{dt} \tag{9}$$

The equation in terms of the LO side has yielded a K^2 scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the low-voltage side when expressed in terms of the high-voltage side. With a K = 1/5 as shown in Figure 21, C = 1μ F would appear as C = 25μ F when viewed from the low-voltage side.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a NBM between the regulation stage and the point-of-load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the NBM is too high. The impedance of the NBM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the NBM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the NBM module are:

- No-load power dissipation (P_{HL NL}): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P_{RLO}): refers to the power loss across the NBM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{HI \ NL} + P_{RI \ O} \tag{10}$$

Therefore.

$$P_{LO\ OUT} = P_{HI\ IN} - P_{DISSIPATED} = P_{HI\ IN} - P_{HI\ NL} - P_{RI\ O}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{LO_OUT}}{P_{HI_IN}} = \frac{P_{HI_IN} - P_{HI_IN} - P_{R_{LO}}}{P_{HI_IN}}$$
(12)

$$= \ \frac{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI} - P_{\scriptscriptstyle HI_NL} - (I_{\scriptscriptstyle LO})^2 \bullet R_{\scriptscriptstyle LO}}{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI}}$$

$$= 1 - \left(\frac{P_{HI_NL} + (I_{LO})^2 \cdot R_{LO}}{V_{HI} \cdot I_{HI}}\right)$$

Filter Design

A major advantage of NBM systems versus conventional PWM converters is that the auto-transformer based NBM does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of HI-side voltage and LO-side current and efficiently transfers charge through the auto-transformer. A small amount of capacitance embedded in the high-voltage-side and low-voltage-side stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

■ Guarantee low source impedance:

To take full advantage of the NBM module's dynamic response, the impedance presented to its HI-side terminals must be low from DC to approximately 5MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100nH, the HI side should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200nH, the RC damper may be as high as $1\mu F$ in series with $0.3\Omega.$ A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

■ Further reduce HI-side and/or LO-side voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the HI-side source will appear at the LO side of the module multiplied by its K factor.

Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:

The module high/low-side voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating HI-side range. Even when disabled, the powertrain is exposed to the applied voltage and the power MOSFETs must withstand it.

Total load capacitance of the NBM module shall not exceed the specified maximum. Owing to the wide bandwidth and small LO-side impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the HI side of the module. At frequencies <500kHz the module appears as an impedance of R_{LO} between the source and load.

Within this frequency range, capacitance at the HI side appears as effective capacitance on the LO side per the relationship defined in Equation 13.

$$C_{LO_EXT} = \frac{C_{HI_EXT}}{K^2} \tag{13}$$

This enables a reduction in the size and number of capacitors used in a typical system.

Thermal Considerations

The VIA package provides effective conduction cooling from either of the two module surfaces. Heat may be removed from the pin-side surface, the non-pin-side surface or both. The extent to which these two surfaces are cooled is a key component for determining the maximum power that can be processed by a NBM, as can be seen from the specified thermal operating area in Figure 1. Since the NBM has a maximum internal temperature rating, it is necessary to estimate this temperature based on a system-level thermal solution. For this purpose, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for the NBM in a VIA package.




Figure 22 — Double-sided cooling thermal model

In this case, the internal power dissipation is P_{DISS} , $\theta_{INT_PIN_SIDE}$ and $\theta_{INT_NON_PIN_SIDE}$ are the thermal resistance characteristics of the NBM and the pin-side and non-pin-side surface temperatures are represented as $T_{C_PIN_SIDE}$ and $T_{C_NON_PIN_SIDE}$. It is interesting to note that the package itself provides a high degree of thermal coupling between the pin-side and non-pin-side case surfaces (represented in the model by the resistor θ_{HOU}). This feature enables two main options regarding thermal designs:

Single-side cooling: the model of Figure 22 can be simplified by calculating the parallel resistor network and using one simple thermal resistance number and the internal power dissipation curves; an example for non-pin-side cooling only is shown in Figure 23.

In this case, θ_{INT} can be derived as follows:

$$\theta_{INT} = \frac{\left(\theta_{INT_PIN_SIDE} + \theta_{HOU}\right) \bullet \theta_{INT_NON_PIN_SIDE}}{\theta_{INT_PIN_SIDE} + \theta_{HOU} + \theta_{INT_NON_PIN_SIDE}}$$
(14)




Figure 23 — Single-sided cooling thermal model

■ Double-side cooling: while this option might bring limitedadvantage to the module internal components (given the surface-to-surface coupling provided), it might be appealing in cases where the external thermal system requires allocating power to two different elements, such as heat sinks with independent airflows or a combination of chassis/air cooling.

Current Sharing

The performance of the NBM is based on efficient transfer of energy through a auto-transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal auto-transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple NBM modules of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point-of-load. Ensuring equal current sharing among modules requires that NBM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes/wires within the PCB/Chassis to deliver and return the current to the modules.
- Provide as symmetric a PCB/Wiring layout as possible among modules.

For further details see: AN:016 Using BCM Bus Converters in High Power Arrays.

Fuse Selection

In order to provide flexibility in configuring power systems, NBM in a VIA package modules are not internally fused. Input line fusing of NBM products is recommended at the system level to provide thermal protection in case of catastrophic failure.




Figure 24 — NBM module array

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of NBM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t
- Recommend fuse: ≤60A Littelfuse TLS Series or Littlefuse 456 series rated 40A (HI side)


Start Up and Reverse Operation

The NBM3814x60E12A7yzz is capable of start up in forward and reverse direction once the applied voltage is greater than the undervoltage lockout threshold.


The non-isolated bus converter modules are capable of reverse power operation. Once the unit is enabled, energy can be transferred from low-voltage side back to the high-voltage side whenever the low-side voltage exceeds V_{HI} • K. The module will continue operation in this fashion for as long as no faults occur.

Start-up loading must be no greater than 20% of rated max current respectively in the forward or reverse direction. A load must not be present on the $+V_{HI}$ pin if the powertrain is not actively switching. High-voltage side MOSFET body diode conduction will occur if the unit stops switching while a load is present on +HI and $+V_{LO}$ voltage is two diodes drop higher than $+V_{HI}$. Remove +HI load prior to disabling the module using +LO power or prior to faults.


NBM in VIA Package Chassis (Lug) Mount Package Mechanical Drawing



NBM in VIA Package PCB (Board) Mount Package Mechanical Drawing



NBM in VIA Package PCB (Board) Mount Package Recommended Hole Pattern



Revision History

Revision	Date	Description	Page Number(s)
1.0	03/03/16	Initial release	n/a
1.1	05/02/16	New Power Pin Nomenclature	All
1.2	04/11/17	Content improvements Package drawings update	All 21 – 23
1.3	09/21/17	Updated overcurrent protection specifications	6, 8
1.4	01/24/18	Updated mechanical drawings	21 – 23
1.5	02/06/18	Updated agency approvals	1, 16
1.6	08/17/18	Updated mechanical drawings	22 – 23



Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit http://www.vicorpower.com/NBM-Non-isolated-Bus-Converter-Module for the latest product information.

Vicor's Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: Patents Pending.

Contact Us: http://www.vicorpower.com/contact-us

Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2017 – 2018 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation.

All other trademarks, product names, logos and brands are property of their respective owners.

