

# DDR4 SDRAM NVRDIMM


### MTA18ASF1G72PF1Z – 8GB

### **Features**

- Nonvolatile registered DIMM (NVRDIMM)
  - Highly reliable nonvolatile memory solution
  - DDR4 RDIMM, NAND flash and PowerGEM management integrated in single module
  - Persistent energy source options
    - Option 1: Battery-free power source (Power-GEM)
    - Option 2: Persistent DDR4 12V pin
  - 8GB (1 Gig x 72) DDR4 RDIMM
  - 16GB SLC Flash
  - DDR4 functionality and operations supported as defined in the component data sheet
  - JEDEC compliant DDR4 288-pin dual in-line memory module connector
  - Fast data transfer rates: PC4-2400, PC4-2133
  - PC4-2400/-2G3 data rate/speed grade requires that each DRAM channel is limited to a single DIMM.
  - V<sub>DD</sub> = 1.20V (typical)
  - $V_{PP} = 2.5V$  (typical)
  - $-V_{DDSPD} = 2.2 2.8V$
  - 12V edge connector support
  - Supports ECC error detection and correction
  - Nominal and dynamic on-die termination (ODT) \_ for data, strobe, and mask signals
  - Low-power auto self refresh (LPASR)
  - On-die V<sub>REFDO</sub> generation and calibration
  - Single-rank comprised of x4 DRAM components \_
  - On-board I<sup>2</sup>C temperature sensor with integrated serial presence-detect (SPD) EEPROM
  - 16 internal banks; 4 groups of 4 banks each
  - Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
  - Selectable BC4 or BL8 on-the-fly (OTF)
  - Gold edge contacts
  - Halogen-free
  - Fly-by topology
  - Terminated control, command, and address bus

- · Backup power source (ultra capacitor based Power-GEM or 12V at edge connector)
  - Powers the Micron NVDIMM when the host system loses power
  - 5-year operating life
  - 0°C to 55°C operating range (standard)
  - No catastrophic failure modes
- RoHS-, REACH- and UL-compliant \_
- Nonvolatile memory (NVM) system-level features
  - In-system health monitoring of PowerGEM and NAND flash
  - Automatic history tracking: tracks critical internal system parameters
  - Interlocked control sequence for safe and reliable operation (system protocol)
  - I<sup>2</sup>C command/control bus
  - Multiple backup trigger methods
    - ADR, SAVE\_n (DDR4 Pin 230) assert
    - CKE LOW (self refresh entry)<sup>1</sup>
    - SMBus commanded <sup>1</sup>
  - 1. Software development required to utilize Note: this trigger.

#### Figure 1: 288-Pin NVDIMM Decatur Two



### Options

- Package 288-pin DIMM (halogen-free)
- Marking
  - Ζ
- Frequency/CAS latency - 0.83ns @ CL = 17 (DDR4-2400) -2G3
  - 0.93ns @ CL = 15 (DDR4-2133) -2G1

PDF: CCMTD-1725822587-6662 asf18c1gx72pf1z.pdf - Rev. E 6/17 EN 1

Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2014 Micron Technology, Inc. All rights reserved.



#### **Table 1: Key Timing Parameters**

Speed					Da	ta Rate CL :	• •					<sup>t</sup> RCD	<sup>t</sup> RP	<sup>t</sup> RC
-	PC4-	18	17	16	15	14	13	12	11	10	9	(ns)	(ns) (ns)	(ns)
-2G3	2400	2400	2400	2133	2133	1866	1866	1600	1600	1333	-	14.16	14.16	46.16
-2G1	2133	-	-	2133	2133	1866	1866	1600	1600	-	1333	13.5	13.5	46.5

#### Table 2: Addressing

Parameter	8GB
Row address	64K A[15:0]
Column address	1K A[9:0]
Device bank group address	4 BG[1:0]
Device bank address per group	4 BA[1:0]
Device configuration	4Gb (1 Gig x 4), 16 banks
Module rank address	1 CS0_n

#### Table 3: Part Numbers and Timing Parameters – 8GB Modules

Base device:	MT40A1G4,1	4Gb DDR4	SDRAM
--------------	------------	----------	-------

Part Number	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MTA18ASF1G72PF1Z-2G3_2	8GB	1 Gig x 72	19.2 GB/s	0.83ns/2400 MT/s	17-17-17
MTA18ASF1G72PF1Z-2G1	8GB	1 Gig x 72	17.0 GB/s	0.937ns/2133 MT/s	15-15-15

Notes: 1. The data sheet for the base device can be found on micron.com.


2. To achieve -2G3/2400, CL17 DRAM speed, each DRAM channel is limited to a single DIMM.

3. All part numbers end with a five-character code (not shown) that indicates DRAM device ID, PCB revision and controller type. Consult factory for current revision codes. Example: MTA18ASF1G72PF1Z-2G3T12AB.



### **NVRDIMM System Block Diagram**

#### Figure 2: Micron DDR4 NVRDIMM System Block Diagram



A persistent energy source ensures continuity of power to the Micron NVDIMM after the system power supply is interrupted. This enables the NVDIMM to save the contents of the DDR4 SDRAM to the non-volatile NAND Flash memory and shut down independent of the system's power supply.

The persistent energy source can be provided to the NVDIMM in one of two ways:

- **Option 1 PowerGEM (green energy module):** Designed by Agiga Tech<sup>®</sup>, this ultracapacitor-based energy source is connected to the Micron NVDIMM via a proprietary cable and connection, providing backup power as well as health monitoring features. The ultracaps are charged through the 12V power pin on the DDR4 connector. Please refer to the Ultracapacitor Power Module data sheet available from micron.com for further information.
- **Option 2 Backup Energy Source:** Consists of a rechargeable energy source provided by the system. After power interruption, the persistent 12V power pin on the JEDEC compliant DDR4 DIMM connector supplies the power needed to backup the data from the DDR4 SDRAM to the NAND Flash. Implementation of this option requires further system design. Without implementation of the PowerGem, health monitoring and power management become dependent on the system design.

### **Host Coordination Using Micron NVDIMM Control Signal**

To prevent SDRAM data corruption due to a sudden power failure, the host must take steps to ensure the SDRAM is placed in a safe state as soon as a power failure has been detected.

The Micron NVDIMM will be able to provide proper coordination if the host meets the following requirements:



- The host must have early warning that power is failing, allowing it to perform an orderly shutdown. Typically, this is achieved by the system monitoring the system power supply and providing a signal that indicates power is failing.
- The host must put the DDR4 SDRAM into self refresh before handing it off to the Micron NVDIMM subsystem. After this state is entered, the clock enable (CKE0) signal is LOW and all SDRAM control signals except CKE0 and RESET\_n are "Don't Care." The SDRAM refreshes itself in this mode, preserving its contents as the host triggers the NVDIMM to take control of the SDRAM, and the SDRAM contents are backed up to the Flash memory.
- When the host regains control of the DDR4 SDRAM from the Micron NVDIMM controller (for example, after performing a FORCE\_RESTORE operation), the host must remove the DDR4 SDRAM from self refresh. The host should take care not to assert the RESET\_n signal after a FORCE\_RESTORE operation completes, as the RESET\_n signal resets the internal SDRAM state machine and restored data can be potentially lost.

For more detailed information regarding host coordination with the Micron NVDIMM controller, refer to the Micron NVDIMM firmware specification.

### **Pin Assignments**

The pin assignment table below is a comprehensive list of all possible pin assignments for DDR4 RDIMM modules. See the Functional Block Diagram for pins specific to this module.

		288-	Pin DDR4	NVDI	MM Front					288	Pin DDR4	NVDI	MM Back		
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	12V	37	V <sub>SS</sub>	73	V <sub>DD</sub>	109	V <sub>SS</sub>	145	12V	181	DQ29	217	V <sub>DD</sub>	253	DQ41
2	V <sub>SS</sub>	38	DQ24	74	CK0_t	110	DQS14_t/ TDQS14_t	146	V <sub>REFCA</sub>	182	V <sub>SS</sub>	218	CK1_t	254	V <sub>SS</sub>
3	DQ4	39	V <sub>SS</sub>	75	CK0_c	111	DQS14_c/ TDQS14_c	147	V <sub>SS</sub>	183	DQ25	219	CK1_c	255	DQS5_c
4	V <sub>SS</sub>	40	DQS12_t/ TDQS12_t	76	V <sub>DD</sub>	112	V <sub>SS</sub>	148	DQ5	184	V <sub>SS</sub>	220	V <sub>DD</sub>	256	DQS5_t
5	DQ0	41	DQS12_c/ TDQS12_c	77	V <sub>TT</sub>	113	DQ46	149	V <sub>SS</sub>	185	DQ\$3_c	221	V <sub>TT</sub>	257	V <sub>SS</sub>
6	V <sub>SS</sub>	42	V <sub>SS</sub>	78	EVENT_n	114	V <sub>SS</sub>	150	DQ1	186	DQS3_t	222	PARITY	258	DQ47
7	DQS9_t/ TDQS9_t	43	DQ30	79	A0	115	DQ42	151	V <sub>SS</sub>	187	V <sub>SS</sub>	223	V <sub>DD</sub>	259	V <sub>SS</sub>
8	DQS09_c/ TDQS9_c	44	V <sub>SS</sub>	80	V <sub>DD</sub>	116	V <sub>SS</sub>	152	DQ\$0_c	188	DQ31	224	BA1	260	DQ43
9	V <sub>SS</sub>	45	DQ26	81	BA0	117	DQ52	153	DQS0_t	189	V <sub>SS</sub>	225	A10/ AP	261	V <sub>SS</sub>
10	DQ6	46	V <sub>SS</sub>	82	RAS_n/ A16	118	V <sub>SS</sub>	154	V <sub>SS</sub>	190	DQ27	226	V <sub>DD</sub>	262	DQ53
11	V <sub>SS</sub>	47	CB4	83	V <sub>DD</sub>	119	DQ48	155	DQ7	191	V <sub>SS</sub>	227	NC	263	V <sub>SS</sub>
12	DQ2	48	V <sub>SS</sub>	84	CS0_n	120	V <sub>SS</sub>	156	V <sub>SS</sub>	192	CB5	228	WE_n/ A14	264	DQ49
13	V <sub>SS</sub>	49	CB0	85	V <sub>DD</sub>	121	DQS15_t/ TDQS15_t	157	DQ3	193	V <sub>SS</sub>	229	V <sub>DD</sub>	265	V <sub>SS</sub>

#### Table 4: Pin Assignments



#### Table 4: Pin Assignments (Continued)

		288-	Pin DDR4	NVDI	MM Front			288-Pin DDR4 NVDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
14	DQ12	50	V <sub>SS</sub>	86	CAS_n/ A15	122	DQS15_c/ TDQS15_c	158	V <sub>SS</sub>	194	CB1	230	SAVE_n	266	DQS6_c
15	V <sub>SS</sub>	51	DQS17_t/ TDQS17_t	87	ODT0	123	V <sub>SS</sub>	159	DQ13	195	V <sub>SS</sub>	231	V <sub>DD</sub>	267	DQS6_t
16	DQ8	52	DQS17_c/ TDQS17_c	88	V <sub>DD</sub>	124	DQ54	160	V <sub>SS</sub>	196	DQS8_c	232	A13	268	V <sub>SS</sub>
17	V <sub>SS</sub>	53	V <sub>SS</sub>	89	CS1_n/ NC	125	V <sub>SS</sub>	161	DQ9	197	DQS8_t	233	V <sub>DD</sub>	269	DQ55
18	DQS10_t/ TDQS10_t	54	CB6	90	V <sub>DD</sub>	126	DQ50	162	V <sub>SS</sub>	198	V <sub>SS</sub>	234	A17	270	V <sub>SS</sub>
19	DQS10_c/ TDQS10_c	55	V <sub>SS</sub>	91	ODT1/ NC	127	V <sub>SS</sub>	163	DQ\$1_c	199	CB7	235	NC/ C2	271	DQ51
20	V <sub>SS</sub>	56	CB2	92	V <sub>DD</sub>	128	DQ60	164	DQS1_t	200	V <sub>SS</sub>	236	V <sub>DD</sub>	272	V <sub>SS</sub>
21	DQ14	57	V <sub>SS</sub>	93	CS2_n/ C0	129	V <sub>SS</sub>	165	V <sub>SS</sub>	201	CB3	237	CS3_n/ C1, NC	273	DQ61
22	V <sub>SS</sub>	58	RESET_n	94	V <sub>SS</sub>	130	DQ56	166	DQ15	202	V <sub>SS</sub>	238	SA2	274	V <sub>SS</sub>
23	DQ10	59	V <sub>DD</sub>	95	DQ36	131	V <sub>SS</sub>	167	V <sub>SS</sub>	203	CKE1/ NC	239	V <sub>SS</sub>	275	DQ57
24	V <sub>SS</sub>	60	CKE0	96	V <sub>SS</sub>	132	DQS16_t/ TDQS16_t	168	DQ11	204	V <sub>DD</sub>	240	DQ37	276	V <sub>SS</sub>
25	DQ20	61	V <sub>DD</sub>	97	DQ32	133	DQS16_c/ TDQS16_c	169	V <sub>SS</sub>	205	NC	241	V <sub>SS</sub>	277	DQS7_c
26	V <sub>SS</sub>	62	ACT_n	98	V <sub>SS</sub>	134	V <sub>SS</sub>	170	DQ21	206	V <sub>DD</sub>	242	DQ33	278	DQS7_t
27	DQ16	63	BG0	99	DQS13_t/ TDQ13_t	135	DQ62	171	V <sub>SS</sub>	207	BG1	243	V <sub>SS</sub>	279	V <sub>SS</sub>
28	V <sub>SS</sub>	64	V <sub>DD</sub>	100	DQS13_c/ TDQS13_c	136	V <sub>SS</sub>	172	DQ17	208	ALERT_n	244	DQS4_c	280	DQ63
29	DQS11_t/ TDQS11_t	65	A12/BC_n	101	V <sub>SS</sub>	137	DQ58	173	V <sub>SS</sub>	209	V <sub>DD</sub>	245	DQS4_t	281	V <sub>SS</sub>
30	DQS11_c/ TDQS11_c	66	A9	102	DQ38	138	V <sub>SS</sub>	174	DQS2_c	210	A11	246	V <sub>SS</sub>	282	DQ59
31	V <sub>SS</sub>	67	V <sub>DD</sub>	103	V <sub>SS</sub>	139	SA0	175	DQS2_t	211	A7	247	DQ39	283	V <sub>SS</sub>
32	DQ22	68	A8	104	DQ34	140	SA1	176	V <sub>SS</sub>	212	V <sub>DD</sub>	248	V <sub>SS</sub>	284	V <sub>DDSPD</sub>
33	V <sub>SS</sub>	69	A6	105	V <sub>ss</sub>	141	SCL	177	DQ23	213	A5	249	DQ35	285	SDA
34	DQ18	70	V <sub>DD</sub>	106	DQ44	142	V <sub>PP</sub>	178	V <sub>SS</sub>	214	A4	250	V <sub>SS</sub>	286	V <sub>PP</sub>
35	V <sub>SS</sub>	71	A3	107	V <sub>SS</sub>	143	V <sub>PP</sub>	179	DQ19	215	V <sub>DD</sub>	251	DQ45	287	V <sub>PP</sub>
36	DQ28	72	A1	108	DQ40	144	NC	180	V <sub>SS</sub>	216	A2	252	V <sub>SS</sub>	288	V <sub>PP</sub>



### **Pin Descriptions**

The pin description table below is a comprehensive list of all possible pins for DDR4 UDIMM, RDIMM, SODIMM and LRDIMM modules. All pins listed may not be supported on the module defined in this data sheet. See functional block diagram specific to this module to review all pins utilized on this module.

#### **Table 5: Pin Descriptions**

Symbol	Туре	Description
Ax	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM configuration.
A10/AP	Input	<b>Auto precharge:</b> A10 is sampled during READ and WRITE commands to determine whether auto precharge should be performed to the accessed bank after a READ or WRITE operation (HIGH = Auto precharge; LOW = No auto precharge). A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = No burst chop; LOW = Burst-chop-ped). See the Command Truth Table in DDR4 component data sheet for more information.
ACT_n	Input	<b>Command input:</b> ACT_n defines the activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 will be considered as row address A16, A15, and A14. See the Command Truth Table in DDR4 component data sheet for more information.
BAx	Input	<b>Bank address inputs:</b> Define to which bank an ACTIVATE, READ, WRITE, or PRE-CHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	<b>Bank group address inputs:</b> Define to which bank group a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAMs only have BG0.
C0, C1, C2 (RDIMM/LRDIMM only)	Input	<b>Chip ID:</b> These inputs are used only when devices are stacked, that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using though-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which use CS1_n, CKE1, and ODT1 to control the second die. For all other stack configurations, such as a 4H or 8H, it is assumed to be a single-load (master/slave)-type configuration where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	<b>Clock:</b> Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.



#### **Table 5: Pin Descriptions (Continued)**

Symbol	Туре	Description
CKEx	Input	<b>Clock enable:</b> CKE HIGH activates, and CKE LOW deactivates, the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V <sub>REFCA</sub> has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be held HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during self refresh.
CSx_n	Input	<b>Chip select:</b> All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code. CS2_n and CS3_n are not used on UDIMMs.
ODTx	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When ODT is enabled, on-die termination (R <sub>TT</sub> ) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, R <sub>TT</sub> is applied to each DQ, DQSU_t, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable R <sub>TT</sub> .
PARITY	Input	<b>Parity for command and address:</b> This function can be enabled or disabled via the mode register. When enabled in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time with command and address with CS_n LOW.
RAS_n/A16 CAS_n/A15 WE_n/A14	Input	<b>Command inputs:</b> RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command and/or address being entered. Those pins have multifunction. For exam- ple, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT_n HIGH, these are command pins for READ, WRITE, and other commands defined in the command truth table.
RESET_n	CMOS Input	Active LOW asynchronous reset: Reset is active when RESET_n is LOW; inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is blocked when NVDIMM is armed.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for temperature sensor/SPD EEPROM:</b> Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I <sup>2</sup> C bus.
DQx, CBx	I/O	<b>Data input/output and Check Bit input/output :</b> Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, then CRC code is added at the end of the data burst. Either one or all of DQ0, DQ1, DQ2, or DQ3 is/are used for monitoring the internal V <sub>REF</sub> level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled.



#### **Table 5: Pin Descriptions (Continued)**

Symbol	Туре	Description
DM_n/DBI_n/ TDQS_t(DMU_n,DBI U_n),(DML_n/ DBII_n)	I/O	<b>Input Data Mask and Data Bus Inversion:</b> DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is mux'ed with DBI function by mode register A10, A11, A12 setting in MR5. For x8 device, the function of DM or TDQS is enabled by mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations. TDQS is not valid for UDIMMs.
DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_c	I/O	<b>Data strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered-aligned with WRITE data. For x16 configurations, DQSL corresponds to the data on DQ[7:0]; DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0] respectively. DDR4 SDRAM support a differential data strobe only and do not support a single-ended data strobe.
ALERT_n	Output	<b>Alert output:</b> Possesses multifunctions such as CRC error flag and command and address parity error flag as output signal. If there is a CRC error, then ALERT_n goes LOW for the period time interval and returns HIGH. If there is error in command address parity check, then ALERT_n goes LOW until on-going DRAM internal recovery transaction is complete. During connectivity test mode this pin functions as an input. Using this signal or not is dependent on the system. If not connected as signal, ALERT_n pin must be connected to V <sub>DD</sub> on DIMM.
EVENT_n	Output	<b>Temperature event:</b> The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors.
SAVE_n	Input (open drain)	<b>Force Save:</b> Active LOW, open-drain input pulled up to 2.5V through a 2K resistor. When enabled via the SMBus, commands the Micron NVDIMM to switch its internal MUXs and copy the data in the SDRAM to internal NAND Flash. The SDRAM must be placed in self refresh mode before asserting this pin to ensure that no data is lost during this operation.
TDQS_t TDQS_c (x8 DRAM based RDIMM only)	Output	<b>Termination data strobe:</b> TDQS_t and TDQS_c are not valid for UDIMMs. When enabled via the mode register, the SDRAM enable the same R <sub>TT</sub> termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For further information about TDQS, refer to DDR4 DRAM data sheet.
V <sub>DD</sub>	Supply	Module Power supply: 1.21V (typical)
V <sub>PP</sub>	Supply	DRAM activating power supply: 2.5V -0.125V / +0.250V
V <sub>REFCA</sub>	Supply	Reference voltage for control, command, and address pins.
V <sub>SS</sub>	Supply	Ground.
V <sub>TT</sub>	Supply	Power supply for termination of address, command, and control, $V_{DD}/2$ .
V <sub>DDSPD</sub>	Supply	Power supply used to power the I <sup>2</sup> C bus used for SPD.



#### **Table 5: Pin Descriptions (Continued)**

Symbol	Туре	Description
12V	Supply	Power supply for charging NVDIMM backup energy storage device (PowerGEM): 12V ±1.8V. Normal operation can be supported down to 6V; however, if these pins are being used to charge a PowerGEM, the charge time will be extended. Alternatively, these pins can be a persistent power supply for NVDIMM during SAVE operation: 6V to 13.8V.
RFU	-	Reserved for future use.
NC	-	No connect: No internal electrical connection is present.
NF	-	No function: Internal connection may be present but has no function.



### **DQ Map**

#### Table 6: Component-to-Module DQ Map (PCB 1633)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	0	5	U2	0	4	3
	1	1	150		1	5	148
	2	2	12		2	6	10
	3	3	157		3	7	155
U3	0	8	16	U4	0	12	14
	1	9	161		1	13	159
	2	10	23		2	14	21
	3	11	168		3	15	166
U5	0	16	27	U6	0	20	25
	1	17	172		1	21	170
	2	18	34		2	22	32
	3	19	179	-	3	23	177
U7	0	24	38	U8	0	28	36
	1	25	183		1	29	181
	2	26	45		2	30	43
	3	27	190		3	31	188
U9	0	32	97	U10	0	36	95
	1	33	242	]	1	37	240
	2	34	104		2	38	102
	3	35	249		3	39	247
U11	0	40	108	U12	0	44	106
	1	41	253		1	45	251
	2	42	115		2	46	113
	3	43	260		3	47	258
U13	0	48	119	U14	0	52	117
	1	49	264		1	53	262
	2	50	126		2	54	124
	3	51	271		3	55	269
U15	0	56	130	U16	0	60	128
	1	57	275		1	61	273
	2	58	137		2	62	135
	3	59	282		3	63	280
U17	0	CB0	49	U18	0	CB4	47
	1	CB1	194		1	CB5	192
	2	CB2	56	1	2	CB6	54



#### Table 6: Component-to-Module DQ Map (PCB 1633) (Continued)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
	3	CB3	201		3	CB7	199

#### Table 7: Component-to-Module DQ Map (PCB 2295)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	0	5	U2	0	8	16
	1	1	150		1	9	161
	2	2	12		2	10	23
	3	3	157		3	11	168
U3	0	16	27	U4	0	24	38
	1	17	172		1	25	183
	2	18	34		2	26	45
	3	19	179		3	27	190
U5	0	CB0	49	U6	0	32	97
	1	CB1	194		1	33	242
	2	CB2	56		2	34	104
	3	CB3	201		3	35	249
U7	0	40	108	U8	0	48	119
	1	41	253		1	49	264
	2	42	115		2	50	126
	3	43	260		3	51	271
U9	0	56	130	U31	0	60	128
	1	57	275		1	61	273
	2	58	137		2	62	135
	3	59	282		3	63	280
U32	0	52	117	U33	0	44	106
	1	53	262	1	1	45	251
	2	54	124	1	2	46	113
	3	55	269	1	3	47	258
U34	0	36	95	U35	0	CB4	47
	1	37	240	1	1	CB5	192
	2	38	102	1	2	CB6	54
	3	39	247		3	CB7	199




#### Table 7: Component-to-Module DQ Map (PCB 2295) (Continued)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U36	0	28	36	U37	0	20	25
	1	29	181		1	21	170
	2	30	43		2	22	32
	3	31	188		3	23	177
U38	0	12	14	U39	0	4	3
	1	13	159		1	5	148
	2	14	21		2	6	10
	3	16	166		3	7	155



### **Functional Block Diagram**




#### Figure 3: Functional Block Diagram (PCB 1633)

Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240\Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



#### Figure 4: Functional Block Diagram (PCB 2295)



Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240\Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



### **Micron NVDIMM General Description**

Micron NVDIMM is a new class of nonvolatile memory developed to meet the need for higher-density, higher-performance memory for enterprise-class storage and server applications. By combining DRAM, flash, an intelligent system controller, and an ultracapacitor power source, Micron NVDIMM provides a highly reliable memory subsystem that runs with the latency and endurance of the fastest DRAM, and with the persistence of flash. Until recently, designers have reluctantly used batteries to maintain their data during power outages. Others have moved toward new flash-based technologies for memory persistence, but this option falls short of DRAM in terms of latency, speed, endurance, and reliability. Micron NVDIMM enables the fastest possible system performance while eliminating the many problems associated with batteries, such as hazardous material disposal, short operating life, and extensive maintenance.

The Micron DDR4 NVDIMM has been specifically designed to operate with host systems that have implemented the asynchronous DRAM refresh (ADR) feature, although it is possible to integrate into systems that do not have this enabled. Please contact Micron for more details on system integration requirements and instructions.

During normal operation, bypass mode, the Micron DDR4 NVDIMM appears as a standard registered DDR4 DIMM to the host system, providing all the benefits and speed of a high-speed, high-density SDRAM. In the event of a power loss, the Micron NVDIMM controller can be commanded to take control of the SDRAM, transferring its contents to flash memory using energy from its own battery-free power source or from a system-level persistent power source, thereby preserving all of the SDRAM data. After power is restored, the Micron NVDIMM controller can be commanded to transfer the contents from the flash back to the SDRAM and return control to the host system.

#### **DDR4 RDIMM Functionality**

DDR4 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 16-bank DDR4 SDRAM devices. DDR4 SDRAM modules use DDR architecture to achieve high-speed operation. DDR4 is essentially an 8*n*prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR4 SDRAM module effectively consists of a single 8*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS\_t/DQS\_c to capture data and CK\_t/CK\_c to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

### Fly-By Topology

DDR4 modules, such as this NVDIMM, use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR4.



### **Registering Clock Driver Operation**

Registered DDR4 SDRAM modules use a registering clock driver device consisting of a register and a phase-lock loop (PLL). The device complies with the JEDEC DDR4 RCD specification.

To reduce the electrical load on the host memory controller's command, address, and control bus, Micron's RDIMMs utilize a DDR4 registering clock driver (RCD). The RCD presents a single load to the controller while redriving signals to the DDR4 SDRAM devices, which helps enable higher densities and increase signal integrity. The RCD also provides a low-jitter, low-skew PLL that redistributes a differential clock pair to multiple differential pairs of clock outputs.

#### **Control Words**

The RCD device(s) used on DDR4 RDIMMs, LRDIMMs, and NVDIMMs contain configuration registers known as control words, which the host uses to configure the RCD based on criteria determined by the module design. Control words can be set by the host controller through either the DRAM address and control bus or the I<sup>2</sup>C bus interface. The RCD I<sup>2</sup>C bus interface resides on the same I<sup>2</sup>C bus interface as the module temperature sensor and EEPROM.

#### **Parity Operations**

The RCD includes a parity-checking function that can be enabled or disabled in control word RC0E. The RCD receives a parity bit at the DPAR input from the memory controller and compares it with the data received on the qualified command and address inputs; it indicates on its open-drain ALERT\_n pin whether a parity error has occurred. If parity checking is enabled, the RCD forwards commands to the SDRAM when no parity error has occurred. If the parity error function is disabled, the RCD forwards sampled commands to the SDRAM regardless of whether a parity error has occurred. Parity is also checked during control word WRITE operations unless parity checking is disabled.

#### **Rank Addressing**

The chip select pins (CS\_n) on Micron's modules are used to select a specific rank of DRAM. The RDIMM is capable of selecting ranks in one of three different operating modes, dependant on setting DA[1:0] bits in the DIMM configuration control word located within the RCD. Direct DualCS mode is utilized for single- or dual-rank modules. For quad-rank modules, either direct or encoded QuadCS mode is used.



### **Temperature Sensor with Serial Presence-Detect EEPROM**

#### **Thermal Sensor Operations**

The integrated thermal sensor continuously monitors the temperature of the DIMM PCB directly below the device and updates the temperature data register. Temperature data may be read from the bus host at any time providing the host real time feedback of module temperature. Thermal senors will provide a temperature resolution of 0.5, 0.25, 0.125, or 0.0625 °C. It is recommended that the system read the Temperature Sensor Capabilities register during system initialization to determine the temperature resolution utilized. System designers may utilize the multiple programmable and read-only temperature registers to create a custom temperature sensing solution based on system requirements and JEDEC JC-42.2.

#### EVENT\_n Pin

The temperature sensor also adds the EVENT\_n pin. This is an open-drain output that requires a pull-up to  $V_{DDSPD}$ . Not used by the SPD EEPROM, EVENT\_n is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration registers. The Micron NVDIMM controller can also be configured to drive EVENT\_n LOW to indicate that "good-to-go" status is LOW and that the Micron NVDIMM may no longer be nonvolatile. See the NVDIMM firmware document for details on how this is configured.

- EVENT\_n has three defined modes of operation: interrupt mode, comparator mode, and TCRIT only.
- In interrupt mode the EVENT\_n pin will remain asserted until it is released by writing a 1 to the clear event bit in the status register.
- In comparator mode the EVENT\_n pin will clear itself when the error condition is removed. This mode is always used when the temperature is compared against the TCRIT limit.
- In TCRIT only mode the EVENT\_n pin will only be asserted if the measured temperature exceeds the TCRIT limit. It will remain asserted until the temperature drops below the TCRIT limits minus the TCRIT hysteresis.

#### Serial Presence-Detect EEPROM Operation

DDR4 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 512-byte JEDEC JC-42.4 compliant EEPROM that is segregated into 4, 128-byte, write protectable blocks. The SPD content is aligned with these blocks as follows.

Block	Range		Range		Description
0	0–127	0x000-0x07F	Configuration and DRAM parameters		
1	128–255	0x080-0x0FF	0x080-0x0FF Module parameters		
2	256–319	0x100-0x13F	Reserved – All bytes coded as 0x00		
	320–383	0x140-0x17F	Manufacturing information		
3	384–511	0x180-0x1FF	End user programmable		

The first 384 bytes are programmed by Micron, the remaining 128 bytes of storage are available for use by the customer.



#### 8GB (x72, ECC, SR) 288-Pin DDR4 Nonvolatile RDIMM Temperature Sensor with Serial Presence-Detect EEPROM

The EEPROM resides on a two-wire I<sup>2</sup>C serial interface and is not integrated with the memory bus in any manner. It operates as a slave device in the I<sup>2</sup>C bus protocol, with all operations synchronized by the serial clock. Transfer rates of up to 1 MHz are achievable at 2.2–3.6V.

Micron implements reversible software write protection on DDR4 SDRAM-based modules. This prevents the lower 384 bytes (bytes 0–383) from being inadvertently programmed or corrupted. The upper 128 bytes remain available for customer use and unprotected.

### I<sup>2</sup>C Address Map

Micron NVDIMMs have multiple devices connected to the system I<sup>2</sup>C-compatible SMBus. The system accessible address spaces for these devices are provided below for reference as these devices may have content or configurable registers that can be accessed by the system. All applicable specifications must be followed when accessing these address spaces to ensure proper operation of the NVDIMM.

I <sup>2</sup> C Address Map				
NVDIMM controller	0x10 – 0x17			
Temperature sensor	0x18 – 0x1F			
SPD EEPROM – PAGE/WRITE PROTECT	0x30 – 0x37			
SPD EEPROM – READ/WRITE	0x50 – 0x57			
Registering clock drive (RCD)	0x58 – 0x5F			

Notes: 1. SA[2:0] must be set accordingly to address a device on a specific module.

2. SPD EEPROM: PAGE and WRITE PROTECT do not use SA[2:0]. These commands are broadcast to SPD EEPROMs on all the modules in the bus.



### **Timing Parameters**

Several system-level timing parameters are specific to the operation of the Micron NVDIMM.

#### **Table 8: Timing Parameters**

			Diamond4	PowerGEM		
Parameter/Condition	Symbol		Typical	Max	Units	Notes
Micron NVDIMM controller I <sup>2</sup> C bus commands re- sponse from a power-up condition	<sup>t</sup> HW_RD	Υ	2	3	sec	
Micron NVDIMM controller charging ultracapacitors	<sup>t</sup> GTG	8GB	245	550	sec	1
Micron NVDIMM controller copying DRAM contents to NAND Flash	<sup>t</sup> SAVE 8GB		60	75	sec	
Micron NVDIMM controller copying an image from NAND Flash to DRAM	<sup>t</sup> RESTORE	8GB	40	65	sec	2
Point at which sufficient NAND is available for a SAVE after a RELEASE NAND FLASH command is is- sued	<sup>t</sup> R_NF		2	4	sec	
BACKUP trigger changing state to MUX. Host must continue to maintain $V_{\text{DD}}$ , keep SDRAM in self refresh to avoid data loss.	<sup>t</sup> MUX_SWITCH		_	50	μs	
DRAM enters self refresh by CKE going LOW after BACKUP trigger (either SAVE_n/230 or EXT PGEM Trigger). If CKE is not asserted LOW within <sup>t</sup> CKE_LOW, the NVDIMM assumes the BACKUP trig- ger was not intended and aborts the SAVE. The BACKUP is still enabled for a future event.	<sup>t</sup> CKE_LOW		_	200	ms	3

Notes: 1. All conditions defined in the NVDIMM firmware specification must be met for GTG to assert, indicating to the host that the NVDIMM can be used as nonvolatile memory. <sup>t</sup>GTG MAX will be dictated by the charge time of the ultracapacitors from a completely discharged state. Values shown in this table reflect times observed with a typical Power-GEM configuration for the given NVDIMM density. The actual maximum time will depend on the specific PowerGEM used. See the PowerGEM data sheet for details.

- 2. Maximum restore time based on 10,000 ECC correction limit on the NAND Flash.
- 3. Only applies to BACKUP triggers that use CKE as a qualifier.



#### Table 9: SAVE\_n Signal Characteristics

Symbol	Parameter	Condition	Min	Мах	Units
V <sub>IO</sub>	Input or output range	-	-0.3	3.0	V
V <sub>IH</sub>	Input high voltage	-	1.7	.3.0	V
V <sub>IL</sub>	Input low voltage	-	-0.3	0.7	V
V <sub>OL</sub>	Output low voltage	3mA sink current	-	0.4	V
T <sub>R</sub>	Input rise time <sup>1</sup>	-	-	1	μs
T <sub>F</sub>	Input fall time <sup>2</sup>	-	-	50	ns
C <sub>IN</sub>	Input capacitance <sup>3</sup>	-	_	30	pF

Notes: 1.  $T_R$  is from  $V_{IL,max}$  to  $V_{IH,min}$ .

2.  $T_F$  is from  $V_{IH,min}$  to  $V_{IL,max}$ .

3. Trace capacitance will be included in  $C_{IN}$ .



### **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

#### **Table 10: Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Units	Notes
V <sub>DD</sub>	$V_{DD}$ supply voltage relative to $V_{SS}$	-0.4	1.5	V	1
V <sub>DDQ</sub>	$V_{DDQ}$ supply voltage relative to $V_{SS}$	-0.4	1.5	V	1
V <sub>PP</sub>	Voltage on V <sub>PP</sub> pin relative to V <sub>SS</sub>	-0.4	3.0	V	2
12V	Voltage on 12V pin relative to V <sub>SS</sub>	-0.4	13.8	V	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4	1.5	V	

Notes: 1. V<sub>DDQ</sub> balls on DRAM are tied to V<sub>DD</sub>.

2.  $V_{PP}$  must be greater than or equal to  $V_{DD}$  at all times.

#### **Table 11: Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units	Notes
V <sub>DD</sub>	V <sub>DD</sub> supply voltage		1.14	1.2	1.26	V	1
V <sub>PP</sub>	DRAM activating power supply		2.375	2.5	2.750	V	2
12V	Auxiliary NVDIMM power supply		6	12	13.8	V	
V <sub>REFCA(DC)</sub>	Input reference voltage command/ac	ddress bus	$0.49 \times V_{DD}$	$0.5 \times V_{DD}$	0.51 × V <sub>DD</sub>	V	3
V <sub>TT</sub>	Termination reference voltage (DC) - address bus	0.49 × V <sub>DD</sub> - 20mV	0.5 × V <sub>DD</sub>	0.51 × V <sub>DD</sub> + 20mV	V	4	
I <sub>IN</sub>	Input leakage current; Any input exc $V_{IN} \leq 1.1V$	-2	-	+2	μA	5	
I <sub>ZQ</sub>	Input leakage current; ZQ		-3	_	+3	μA	6, 7
I <sub>I/O</sub>		DQ, DQS_t, DQS_c, ALERT_n	-4	0	+4	μA	7
I <sub>I/O</sub>	Output leakage current; $V_{OUT} = V_{DD}$ ; are disabled	DQ and ODT	-	-	5	μA	
I <sub>I/O</sub>	Output leakage current; V <sub>OUT</sub> = V <sub>SS</sub> ; are disabled with ODT input HIGH	-	-	50	μA		
I <sub>VREFCA</sub>	$V_{REF}$ supply leakage current; $V_{REFDQ}$ = = $V_{DD}/2$ (All other pins not under test	-2	0	+2	μA	7	

Notes: 1.  $V_{DDQ}$  balls on DRAM are tied to  $V_{DD}$ .

- 2.  $V_{PP}$  must be greater than or equal to  $V_{DD}$  at all times.
- 3.  $V_{REFCA}$  must not be greater than 0.6 x  $V_{DD}.$  When  $V_{DD}$  is less than 500mV,  $V_{REF}$  may be less than or equal to 300mV.
- 4.  $V_{TT}$  termination voltages in excess of specification limit will adversely affect command and address signals' voltage margins, and reduce timing margins.



- 5. Command and address inputs are terminated to  $V_{DD}/2$  in the registering clock driver. Input current is dependent on terminating resistance selected in registering clock driver.
- 6. Tied to ground. Not connected to edge connector.
- 7. Multiply by number of DRAM die on module.

The NVDIMM consists of many devices with differing temperature specifications. It is the responsibility of the system designer to ensure the temperature specifications are maintained for all devices.

#### **Table 12: Thermal Characteristics**

Device	Parameter/Condition	Symbol	Temp.	Notes
DRAM	DRAM case temperature: Measured at the center top of die. The	Τ <sub>C</sub>	0 to 85°C	1, 2, 3
	DRAM consumes power in all modes as per I <sub>DD</sub> tables in Micron	Τ <sub>C</sub>	>85 to 95°C	1, 2, 3, 4
	DDR4 component data sheets. The memory bus operates at a low- er frequency during BACKUP and RESTORE operations, dissipating less power then when operating in bypass mode.	Τj	0-100°C	
NAND Flash	NAND flash is used during BACKUP and RESTORE operations. The	Τ <sub>C</sub>	0 to 80°C	1, 2, 3
	NAND flash is not used during bypass mode therefore making temperature specifications relatively simple to maintain.	Τj	0 to 85°C	
FPGA (NV Controller)	Powered during bypass mode and only fully used during a BACK- UP or RESTORE operation. DRAM bus is operated at a lower clock	Т <sub>С</sub>	Not speci- fied	1, 2, 3
	frequency during BACKUP and RESTORE operations.	Tر	0 to 85°C	
PSOC (NV Controller)	Powered during bypass mode and only fully used during a BACK- UP or RESTORE operation. DRAM bus is operated at a lower clock	Т <sub>С</sub>	Not speci- fied	1, 2, 3
	frequency during BACKUP and RESTORE operations.	٦	0 to 100°C	
NOR	Holds the code and fabric for the NV controller. Used during initialization.	Т <sub>С</sub>	Not speci- fied	1, 2, 3
		٦	0 to 90°C	
RCD	Resides on Command/ Address bus and consumes power in all	T <sub>C</sub>	0 to 103°C	1, 2, 3
	modes. DRAM bus is operated at a lower frequency during BACK- UP and RESTORE operations, therefore consuming less power.	Тj	0-125°C	

Notes: 1. Maximum operating case temperature. T<sub>C</sub> is measured in the center of the device package.

- 2. A thermal solution must be designed to ensure the device does not exceed the maximum temperature during operation.
- 3. Device functionality is not guaranteed if the device exceeds the maximum temperature during operation.
- 4. If  $T_C$  exceeds 85°C, the DRAM device must be refreshed externally at 2X refresh (a 3.9 $\mu$ s interval refresh rate).

#### **Table 13: LED Activity Table**

LED	State	Function
D1 Green	ON	Power is present at NV controller.
Power	OFF	Power is not present at NV controller.



#### Table 13: LED Activity Table (Continued)

LED	State	Function
D2 Blue Save/Restore	Fast blink (On for 100 ms/ Off for 200 ms)	When a SAVE_n or a RESTORE operation is in progress.
	Slow Blink (every 15 seconds)	Normal operation: Controller fabric and FW has been loaded. NVDIMM is operational from host perspective.
D3 Amber User Defined	ON/OFF	The state of this LED is user configurable. The host may write 0x01 to the LED register (0x10) to turn the amber LED ON, and 0x00 to turn the amber LED off. Reading this register returns the state of the output register, not the buffered LED driver output.
Any	Any Undefined	NVDIMM hardware or firmware failure

#### Table 14: PowerGEM Proprietary Interface Connector (J3)

Pin	Signal Name	Signal Type	Description
1	PGM_SCL	Output	SMB clock for PGEM slave unit.
2	PGM_SDA	I/O	SMB data for PGEM slave unit.
3	Present/ Discharge	I/O	This open drain signal is used by the NVRDIMM to force the Power- GEM to begin discharging by driving LOW. A low voltage level detec- ted by the NV controller on this pin indicates the PowerGEM is con- nected. A high voltage level indicates the PowerGem is not connec- ted.
4	Power_Fail_Int#	Input	Active LOW signal indicates input power is below defined threshold. Can be used as an alternative trigger for SAVE_n. See PowerGEM da- ta sheet.
5	V <sub>SS</sub>	Supply	Ground.
6	12C/V <sub>DD_cap</sub>	Supply	12V supply to PowerGem from host. 12V supply from PowerGEM to NVRDIMM when 12V rail is removed at host.



### **DRAM Operating Conditions**

Recommended AC operating conditions are given in the DDR4 component data sheets. Component specifications are available at micron.com. Module speed grades correlate with component speed grades, as shown below.

#### Table 15: Module and Component Speed Grades

DDR4 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-3G2	-062E
-2G9	-068
-2G6	-075
-2G3	-083
-2G1	-093E

#### **Design Considerations**

#### Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

#### Power

Operating voltages are specified at the edge connector of the module, not at the DRAM. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



## I<sub>DD</sub> Specifications

#### Table 16: DDR4 I<sub>DD</sub> Specifications and Conditions – 8GB (Die Revision A)

Values are for the MT40A1G4 DDR4 SDRAM only and are computed from values specified in the 4Gb (1 Gig x 4) component data sheet

Parameter	Symbol	2400 <sup>1</sup>	2133	Units
One bank ACTIVATE-PRECHARGE current	I <sub>DD0</sub>	1152	1080	mA
One bank ACTIVATE-PRECHARGE, word line boost, IPP current	I <sub>PP0</sub>	72	72	mA
One bank ACTIVATE-READ-PRECHARGE current	I <sub>DD1</sub>	1224	1170	mA
Precharge standby current	I <sub>DD2N</sub>	900	828	mA
Precharge standby ODT current	I <sub>DD2NT</sub>	1044	972	mA
Precharge power-down current	I <sub>DD2P</sub>	576	540	mA
Precharge quiet standby current	I <sub>DD2Q</sub>	738	702	mA
Active standby current	I <sub>DD3N</sub>	1206	1134	mA
Active standby I <sub>PP</sub> current	I <sub>PP3N</sub>	54	54	mA
Active power-down current	I <sub>DD3P</sub>	792	792	mA
Burst read current	I <sub>DD4R</sub>	2880	2700	mA
Burst write current	I <sub>DD4W</sub>	3240	2880	mA
Burst refresh current (1 x REF)	I <sub>DD5R</sub>	1314	1260	mA
Burst refresh I <sub>PP</sub> current (1 x REF)	I <sub>PP5R</sub>	72	72	mA
Self refresh current: Normal temperature range (0°C to +85°C)	I <sub>DD6N</sub>	360	360	mA
Self refresh current: Extended temperature range (0°C to +95°C)	I <sub>DD6E</sub>	486	486	mA
Self refresh current: Reduced temperature range (0°C to +45°C)	I <sub>DD6R</sub>	180	180	mA
Auto self refresh current (25°C)	I <sub>DD6A</sub>	162	162	mA
Auto self refresh current (45°C)	I <sub>DD6A</sub>	180	180	mA
Auto self refresh current (75°C)	I <sub>DD6A</sub>	288	288	mA
Auto self refresh current I <sub>PP</sub> current	I <sub>PP6X</sub>	54	54	mA
Bank interleave read current	I <sub>DD7</sub>	3780	3330	mA
Bank interleave read I <sub>PP</sub> current	I <sub>PP7</sub>	252	216	mA
Maximum power-down current	I <sub>DD8</sub>	324	324	mA

Note: 1. To achieve 2400/-2G3 DRAM speed, each DRAM channel is limited to a single DIMM.



#### Table 17: DDR4 I<sub>DD</sub> Specifications and Conditions – 8GB (Die Revision B)

Values are for the MT40A1G4 DDR4 SDRAM only and are computed from values specified in the 4Gb (1 Gig x 4) component data sheet

Parameter	Symbol	2400 <sup>1</sup>	2133	Units
One bank ACTIVATE-PRECHARGE current	I <sub>DD0</sub>	1062	1008	mA
One bank ACTIVATE-PRECHARGE, word line boost, IPP current	I <sub>PP0</sub>	72	72	mA
One bank ACTIVATE-READ-PRECHARGE current	I <sub>DD1</sub>	1368	1314	mA
Precharge standby current	I <sub>DD2N</sub>	756	738	mA
Precharge standby ODT current	I <sub>DD2NT</sub>	972	900	mA
Precharge power-down current	I <sub>DD2P</sub>	396	396	mA
Precharge quiet standby current	I <sub>DD2Q</sub>	648	648	mA
Active standby current	I <sub>DD3N</sub>	1044	1026	mA
Active standby I <sub>PP</sub> current	I <sub>PP3N</sub>	54	54	mA
Active power-down current	I <sub>DD3P</sub>	594	594	mA
Burst read current	I <sub>DD4R</sub>	2610	2430	mA
Burst write current	I <sub>DD4W</sub>	2250	2106	mA
Burst refresh current (1 x REF)	I <sub>DD5R</sub>	1188	1170	mA
Burst refresh I <sub>PP</sub> current (1 x REF)	I <sub>PP5R</sub>	90	90	mA
Self refresh current: Normal temperature range (0°C to +85°C)	I <sub>DD6N</sub>	432	432	mA
Self refresh current: Extended temperature range (0°C to +95°C)	I <sub>DD6E</sub>	846	846	mA
Self refresh current: Reduced temperature range (0°C to +45°C)	I <sub>DD6R</sub>	450	450	mA
Auto self refresh current (25°C)	I <sub>DD6A</sub>	162	162	mA
Auto self refresh current (45°C)	I <sub>DD6A</sub>	216	216	mA
Auto self refresh current (75°C)	I <sub>DD6A</sub>	846	846	mA
Auto self refresh current I <sub>PP</sub> current	I <sub>PP6X</sub>	54	54	mA
Bank interleave read current	I <sub>DD7</sub>	3780	3528	mA
Bank interleave read I <sub>PP</sub> current	I <sub>PP7</sub>	252	252	mA
Maximum power-down current	I <sub>DD8</sub>	342	342	mA

Note: 1. To achieve 2400/-2G3 DRAM speed, each DRAM channel is limited to a single DIMM.



#### **NVDIMM** Power

To provide NVDIMM functionality requires certain NVDIMM controller logic to operate at all times. The operation of this logic consumes power as described below.

#### Table 18: DDR4 NVDIMM Power – 8GB

NVDIMM Mode	Power (typical)	Units	Notes
Normal host operation	1.2	Watts	1
SAVE operation	3.2	Watts	2

Notes: 1. This is the NVDIMM power over/above that consumed by DRAM (as reflected by the I<sub>DD</sub> parameters shown in the previous section), the power consumed by the register (RCD), and the power supplied for DRAM I/O functionality.

2. This is the total power consumed by all components on the NVDIMM during a SAVE. This power may be sourced from the PowerGEM attached to J3, or from another persistent power source via the 12V pins on the NVDIMM edge connector.

### **Power Distribution**

The NVDIMM consists of multiple subsystems that require several different voltage rails as described in the following table.

Device	Normal and RESTORE Operations	BACKUP or SAVE Operations
DDR4 DRAM	1.2V – V <sub>DD</sub> supplied from edge connector	1.2V – Regulated from 12V backup supply
DDR4 DRAM	2.5V – V <sub>PP</sub> supplied from edge connector	2.5V – Regulated from 12V backup supply
DDR4 DRAM	0.6V – V <sub>REF</sub> supplied from edge connector	0.6V – Regulated from 12V backup supply
DDR4 DRAM	$0.6V - V_{TT}$ supplied from edge connector	0.6V – Regulated from 12V backup supply
NAND	1.8V and 3.3V – Regulated from 12V rail	1.8V and 3.3V – Regulated from 12V backup supply
NOR flash	3.3V – Regulated from 12V rail	3.3V – Regulated from 12V backup supply
NV controller (FPGA)	0.6V, 1.1V, 1.2V, 1.8V, 2.5V, and 3.3V – Regulated from 12V rail	0.6V, 1.1V, 1.2V, 1.8V, 2.5V, 3.3V – Regulated from 12V backup supply
NV controller (PSOC)	2.5V – V <sub>DDSPD</sub> supplied from edge connector	2.5V – Regulated from 12V backup supply
RCD (registering clock driver)	1.2V – V <sub>DD</sub> supplied from edge connector	1.2V – Regulated from 12V backup supply
Integrated data muxes	2.5V – V <sub>PP</sub> supplied from edge connector	2.5V – Regulated from 12V backup supply
SPD EEPROM/TS	2.5V – V <sub>DDSPD</sub> supplied from edge connector	Not energized
V <sub>PD</sub> EEPROM	2.5V – V <sub>DDSPD</sub> supplied from edge connector	2.5V – Regulated from 12V backup supply

#### **Table 19: Power Distribution**



### **Registering Clock Driver Specifications**

#### **Table 20: Registering Clock Driver Electrical Characteristics**


Parameter	Symbol	Pins	Min	Nom	Мах	Units
DC supply voltage	V <sub>DD</sub>	-	1.14	1.2	1.26	V
DC reference voltage	V <sub>REF</sub>	V <sub>REFCA</sub>	$0.49 \times V_{DD}$	$0.5 \times V_{DD}$	0.51 × V <sub>DD</sub>	V
DC termination voltage	V <sub>TT</sub>	-	V <sub>REF</sub> - 40mV	V <sub>REF</sub>	V <sub>REF</sub> + 40mV	V
High-level input voltage	V <sub>IH. CMOS</sub>	DRST_n	$0.65 \times V_{DD}$	-	V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL. CMOS</sub>		0	-	$0.35 \times V_{DD}$	V
DRST_n pulse width	<sup>t</sup> IN- IT_Pow- er_stable	_	1.0	-	_	μs
AC high-level output voltage	V <sub>OH(AC)</sub>	All outputs except ALERT_n	$V_{TT}$ + (0.15 × $V_{DD}$ )	-	_	V
AC low-level output voltage	V <sub>OL(AC)</sub>		-	-	V <sub>TT</sub> + (0.15 x V <sub>DD</sub> )	V
AC differential out- put high measure- ment level (for out- put slew rate)	V <sub>OHdiff(AC)</sub>	Yn_t - Yn_c, BCK_t - BCK_c	-	0.3 × V <sub>DD</sub>	-	mV
AC differential out- put low measure- ment level (for out- put slew rate)	V <sub>OLdiff(AC)</sub>		-	-0.3 × V <sub>DD</sub>	-	mV

Note: 1. Timing and switching specifications for the register listed are critical for proper operation of DDR4 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module. See the JEDEC RCD01 specification for complete operating electrical characteristics. Registering clock driver parametric values are specified for device default control word settings, unless otherwise stated. The RC0A control word setting does not affect parametric values.



### **Module Dimensions**

#### Figure 5: 288-Pin DDR4 NVDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.