

U\_B2B-Connectors  
B2B-Connectors.SchDoc

U\_B13  
B13.SchDoc

U\_B14  
B14.SchDoc

U\_B15  
B15.SchDoc

U\_B16  
B16.SchDoc

U\_B34  
B34.SchDoc

U\_FPGA-MGT  
FPGA-MGT.SchDoc

U\_FPGA-CFG  
FPGA-CFG.SchDoc

U\_FPGA-PWR  
FPGA-PWR.SchDoc

U\_Clock  
Clock.SchDoc

U\_DDR3-RAM  
DDR3-RAM.SchDoc

U\_ETHERNET  
ETHERNET.SchDoc

U\_CPLD  
CPLD.SchDoc

U\_PWR1  
PWR1.SchDoc


U\_PWR2  
PWR2.SchDoc

Serial  
Serialnumber 6,3 x 6.3mm


FIDU-DOT - small FIDU-DOT - small



PM1 PM2  
FIDU-DOT - small FIDU-DOT - small




PM3 PM4  
FIDU-DOT - small FIDU-DOT - small




PM5 PM6

Mount.Hole 3.2mm Mount.Hole 3.2mm




Mount.Hole 3.2mm Mount.Hole 3.2mm



Top of Board



	Title: <b>TE0712</b>		
	A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>1</b> of <b>16</b>
	Filename: <b>TE0712.SchDoc</b>		

1

2

3

4

A

A

B


B

C

C

D

D



Title: <b>B2B</b>		
A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>2</b> of <b>16</b>
Filename: <b>B2B-Connectors.SchDoc</b>		


1

2

3

4






XC7A200T-1FBG484I









Title: <b>B14</b>		
A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>16</b>
Filename: <b>B14.SchDoc</b>		



Title: <b>B15</b>		
A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>5</b> of <b>16</b>
Filename: <b>B15.SchDoc</b>		







XC7A200T-1FBG484I

XC7A200T-1FBG484I






Title: B34		
A4	Number: TE0712 200_113	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 7 of 16
Filename: B34.SchDoc		



	Title: <b>MGT</b>	
	A4	Number: <b>TE0712 200_113</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Filename: <b>FPGA-MGT.SchDoc</b>	Page <b>8</b> of <b>16</b>





S25FL256SAGBH120

Title: CFG








A4	Number: TE0712 200_113	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page9 of 16
Filename: FPGA-CFG.SchDoc		

1

2

3

4




Title: PWR		
A4	Number: TE0712 200_113	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 10 of 16
Filename: FPGA-PWR.SchDoc		


1



2

3





4








		Title: <b>Clock</b>	
		A4	Number: <b>TE0712 200_113</b> Date: 2015-12-09 Copyright: Trenz Electronic GmbH Filename: <b>Clock.SchDoc</b>
		Rev. <b>02</b>	Page 11 of 16







Title: <b>DDR3</b>		
A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>16</b>
Filename: <b>DDR3-RAM.SchDoc</b>		




	Title: <b>ETH</b>		
	A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	
	Page <b>13</b> of <b>16</b>		
Filename: <b>ETHERNET.SchDoc</b>			



	Title: <b>CPLD</b>		
	A4	Number: <b>TE0712 200_113</b>	Rev. <b>02</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>14</b> of <b>16</b>
	Filename: <b>CPLD.SchDoc</b>		



R65	R66	MODE	EN63A0QI
OK	X		enable pre-bias start-up
X	OK		disable pre-bias start-up



Title: PWR		
A4	Number: TE0712 200_113	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 15 of 16
Filename: PWR1.SchDoc		

1

2

3

4

A

A

B


B


C

C

D

D



			Title: PWR	
			A4	Number: TE0712 200_113
Date: 2015-12-09		Copyright: Trenz Electronic GmbH		Page 16 of 16
Filename: PWR2.SchDoc				

1

2

3

4